



UNIVERSITEIT•STELLENBOSCH•UNIVERSITY  
jou kennisvennoot • your knowledge partner

# **E344 Assignment 1**

Elijah Seth Cishugi

21745102

Report submitted in partial fulfilment of the requirements of the module  
Design (E) 344 for the degree Baccalaureus in Engineering in the Department of Electrical  
and Electronic Engineering at Stellenbosch University.

August 16, 2020



UNIVERSITEIT • STELLENBOSCH • UNIVERSITY  
jou kennisvennoot • your knowledge partner

## Plagiaatverklaring / *Plagiarism Declaration*

1. Plagiaat is die oorneem en gebruik van die idees, materiaal en ander intellektuele eiendom van ander persone asof dit jou eie werk is.

*Plagiarism is the use of ideas, material and other intellectual property of another's work and to present it as my own.*

2. Ek erken dat die pleeg van plagiaat 'n strafbare oortreding is aangesien dit 'n vorm van diefstal is.

*I agree that plagiarism is a punishable offence because it constitutes theft.*

3. Ek verstaan ook dat direkte vertalings plagiaat is.


*I also understand that direct translations are plagiarism.*

4. Dienooreenkomstig is alle aanhalings en bydraes vanuit enige bron (ingesluit die internet) volledig verwys (erken). Ek erken dat die woordelike aanhaal van teks sonder aanhalingstekens (selfs al word die bron volledig erken) plagiaat is.

*Accordingly all quotations and contributions from any source whatsoever (including the internet) have been cited fully. I understand that the reproduction of text without quotation marks (even when the source is cited) is plagiarism*

5. Ek verklaar dat die werk in hierdie skryfstuk vervat, behalwe waar anders aangedui, my eie oorspronklike werk is en dat ek dit nie vantevore in die geheel of gedeeltelik ingehandig het vir bepunting in hierdie module/werkstuk of 'n ander module/werkstuk nie.

*I declare that the work contained in this assignment, except where otherwise stated, is my original work and that I have not previously (in its entirety or in part) submitted it for grading in this module/assignment or another module/assignment.*

21745102	
Studentenommer / <i>Student number</i>	Handtekening / <i>Signature</i>
E.S Cishugi	August 16, 2020
Voorletters en van / <i>Initials and surname</i>	Datum / <i>Date</i>

# Contents

<b>Declaration</b>	<b>i</b>
<b>List of Figures</b>	<b>iii</b>
<b>List of Tables</b>	<b>iv</b>
<b>Nomenclature</b>	<b>v</b>
<b>1. System design</b>	<b>1</b>
1.1. System overview . . . . .	1
1.2. Rationale . . . . .	1
<b>2. Voltage regulation</b>	<b>2</b>
2.1. Introduction . . . . .	2
2.2. Design . . . . .	2
2.3. Results . . . . .	3
2.4. Summary . . . . .	5
<b>3. Temperature sensor conditioning circuit</b>	<b>6</b>
3.1. Intro . . . . .	6
3.2. Design . . . . .	6
3.2.1. Low Pass Filter design . . . . .	6
3.2.2. Differential Amplifier design . . . . .	7
3.3. Results . . . . .	8
3.4. Summary . . . . .	9
<b>4. System and conclusion</b>	<b>10</b>
4.1. System . . . . .	10
4.2. Lessons learnt . . . . .	10
<b>Bibliography</b>	<b>11</b>
<b>A. Social contract</b>	<b>12</b>
<b>B. GitHub Activity Heatmap</b>	<b>13</b>

# List of Figures

1.1. System diagram . . . . .	1
2.1. Linear regulator circuit diagram . . . . .	2
2.2. Switchmode regulator circuit diagram . . . . .	3
2.3. Voltage regulation simulation results . . . . .	4
3.1. Low Pass Filter circuit diagram . . . . .	6
3.2. Differential Amplifier circuit diagram . . . . .	7
3.3. Low-pass filter frequency response . . . . .	8
3.4. Low-pass filter noise suppression simulation results . . . . .	8
3.5. Low-pass filter rise time simulation results . . . . .	8
3.6. Full Op amp input and output range simulation results . . . . .	9
3.7. Total average current of temperature sensor circuit simulation results . . . . .	9

# List of Tables

2.1. Efficiency and power calculation . . . . .	4
3.1. measured full Op Amp input and output ranges . . . . .	9
4.1. Temperatures and corresponding output voltages . . . . .	10

# Nomenclature

## Variables and functions

$V^+$	Operational amplifier non-inverting input
$V^-$	Operational amplifier inverting input

## **Acronyms and abbreviations**


Op Amp      Operational Amplifier

LPF          Low-pass Filter

# Chapter 1

## System design

### 1.1. System overview



**Figure 1.1:** System diagram

The purpose of this design is to implement a signal conditioning circuit for an analogue temperature sensor. The **voltage regulator** shall provide a regulated 5V supply to the circuit from a nominal 9V power. An Op Amp circuit in a **differential amplifier** configuration is used: It provides a gain and removes a dc offset from the sensor output(stimulus) and thus, amplifies it from millivolts to volts while staying within the recommended output voltage range. In order to remove the dc offset from the stimulus and establish a virtual ground -given that only a positive voltage rail shall be used to power the Op Amp- a **voltage divider**( a resistors circuit ) is used. Before feeding the stimulus to the amplifier, it is first filtered using an **active low-pass filter** in the Butterworth configuration. The filter shall suppress noise from the stimulus by attenuating components at 50Hz and above.

### 1.2. Rationale

A linear regulator was chosen over a switching mode regulator due to the low noise levels on its output despite the switching regulator being more power efficient.

A second order Butterworth low-pass filter has low noise levels, relatively short settling time and a sharp drop-off gradient after the cut-off frequency(approximately 40db/dec): these characteristics make it an ideal choice for a filter given that noise need to be suppressed from the stimulus at 50Hz without attenuating the dc components.



# Chapter 2

## Voltage regulation

### 2.1. Introduction

This section deals with the power conditioning of the circuit. Two alternatives were available; namely a linear voltage regulator, the LM7805 or a switching mode regulator, the LM2595. The linear regulator's resistance varies according to the load and results in a constant output voltage. Conversely, switching regulators rapidly switch a series element(FETs) on and off. These devices store the input energy temporarily and then release that energy to the output at a different voltage level. [1]


The following subsection documents the rationale followed in the choice of the regulator.

### 2.2. Design

In order to pick which one of the regulators in the design, both the linear and switching mode regulators were implemented with additional circuitry and their respective performances were compared.

- **Linear regulation**

The circuit diagram is illustrated in figure 2.1 bellow. Capacitors C1 and C2 are used to smooth out noise on the 9V input supply and the 5V regulated output, respectively.




**Figure 2.1:** Linear regulator circuit diagram

Capacitors C1 and C2 values, 0.1  $\mu$ F each, were selected as suggested in the LM7805 data sheet specifications for typical applications circuits for a minimal noise linear regulation. [2]

- **Switch mode regulation**

The circuit diagram as derived from the LM2595 data sheet [3], is illustrated in figure 2.2 bellow.



**Figure 2.2:** Switchmode regulator circuit diagram

The configuration is for an adjustable output voltage and it was preferred to a fixed output voltage for more flexibility.

In both the linear and switching regulator evaluations, a resistive load,  $R_{load\_demo}$  was used to draw 100mA from the 5VDC side. Hence,  $R_{load\_demo} = \frac{5V}{100mA} = 50\Omega$

- $R_1$  and  $R_2$ :

$$R_1 = 1k\Omega, R_2 = R_1 \left( \frac{V_{OUT}}{V_{REF}} - 1 \right), \text{ where } V_{REF} = 1.23V.$$

$$\therefore R_2 = 3,065k\Omega$$

These two resistors set the output voltage value to the required 5V.

- Catch Diode D1: A Schottky diode, the 1N5819 was picked due to its fast switching speed and low forward voltage drop.

- Capacitors  $C_{in}$  and  $C_{out}$  values were selected following the quick design table for a 5VDC output [3].




- FeedFoward Capacitor  $C_{ff}$ : Although this capacitor is only required for an output voltage greater than 10V, adding it substantially reduces noise levels at the regulator output, hence it was retained in the design.  $C_{ff} = \frac{1}{31 \times 10^3 \times R_2}$

$$\therefore C_{ff} = 10.5nF$$

- L1: from the given formula  $E \cdot T = (V_{IN} - V_{OUT} - V_{SAT}) \cdot \frac{V_{OUT} + V_D}{V_{IN} - V_{SAT} + V_D} \cdot \frac{1000}{150kHz} (V \cdot \mu s)$ , where  $V_{SAT} = 1V$  and table 30 in the data sheet [3], L1 value was chosen to be 100μF. With the linear and switchmode regulators designed as above, a 5VDC regulated output was expected through simulations. The following subsection documents the obtained results.

## 2.3. Results

To select the adequate regulator( linear or switchmode ), simulations were performed on the above two designs in order to asses their conformity to the expected results as well as the output noise levels and power efficiencies. Figure 2.3 bellow illustrates the simulation results:



**Figure 2.3:** Voltage regulation, comparing the linear and Switchmode regulators

In addition, the difference between the input and output currents vary between the two regulator, which causes their power efficiency to differ. Efficiency and power calculations as well as dropout voltages comparison are illustrated in table 2.1 bellow.

Regulator	Input Voltage	Input Current	Input Power	Output Voltage	Output Current	Output Power	Efficiency	Dropout Voltage
<b>Linear</b>	9VDC	105.06mA	945.547mW	5.003VDC	100mA	500.3mW	<b>52.91%</b>	<b>2V</b>
<b>Switchmode</b>	9VDC	60.23mA(rms)	560.03mW	5.00VDC	100.01mA	501.5mW	<b>89.55%</b>	<b>0.1V</b>

**Table 2.1:** Efficiency and power calculation

## 2.4. Summary

As expected, both the liner and switching mode regulators output 5VDC with 100 mA into the  $50\ \Omega$  demo load. However, the switching mechanism in the switchmode regulator introduces lots of noise (approximately 1.61 mVpp) on its output despite the regulator's high efficiency (89.55%) and very low dropout voltage (0.1 V). Inversely, the linear regulator has very low output noise levels (practically none) but with low efficiency (52.91%) and relatively high dropout voltage (2 V), meaning the input voltage needs to be at least 7 V for the regulation to occur. Given its low output noise levels, the liner regulator was preferred to the switchmode one. In addition, despite the linear regulator low efficiency, the power loss is approximately 445.25 mW for the 100 mA output current. A thermal analysis in the above condition resulted in a junction temperature of  $53.94^{\circ}\text{C}$  which is way smaller than the the  $125^{\circ}\text{C}$  maximum rated. Keeping in mind that the circuit will operate at less than 50 mA output current, we can thus expect less power loss in the linear regulator.

# Chapter 3

## Temperature sensor conditioning circuit


### 3.1. Intro

This section documents the design of the of the temperature sensor conditioning circuitry. It includes a differential amplifier and an active low pass filter.

### 3.2. Design

#### 3.2.1. Low Pass Filter design

An active low pass filter in the Butterworth configuration was selected. It has a fast step response as well a steep amplitude drop-of gradient after the corner (3dB) frequency. The circuit digram is illustrated in figure 3.1 bellow.



**Figure 3.1:** Low Pass Filter circuit diagram

Designing the above circuit involved selecting values for capacitors C3 and C4 and resistors R3 and R4 for a corner frequency of 5Hz. Given that it's a second order low pass filter we can thus expect the signal at 50Hz ( 10 times the corner frequency ) to be attenuated by -30 to -40dB. With a -30dB attenuation, the 15mV amplitude ( corresponding to 1°C as per specifications ) noise signal will be attenuated to 0.5mV amplitude. Given that the differential amplifier has a gain of 41, this will ensure that the gain at the final output is at most  $41 \times 0.5\text{mV} = 20.5\text{mVp}$  which is smaller than the required 80 mVp.

- Select  $C4 = 10\text{ nF}$ ; then choose  $C3 = 10 \times C4 = 100\text{ nF}$  for a faster step response.
- Select  $R4 = 2780\text{ k}\Omega$ ; With  $C4$ ,  $C3$  and  $R4$  fixed, the only degree of freedom left is on  $R3$ , which is computed below for a 5Hz cut-off frequency:


$$f_c = \frac{1}{2\pi \cdot \sqrt{C3 R3 C4 R4}}$$

$$R4 = \frac{1}{f_c^2 \cdot (2\pi)^2 C3 R3 C4} = \frac{1}{5^2 (2\pi)^2 \cdot 100 \cdot 10^{-9} \cdot 10 \cdot 10^{-9} \cdot 2780 \cdot 10^3}$$

$\therefore R4 = 99,6\text{ k}\Omega$ , resulting Bandwidth: 5Hz and rise time of approximately 83.91 ms.

### 3.2.2. Differential Amplifier design

A non inverting differential amplifier configuration was used. The circuit features a reference voltage or virtual ground, used given that only a positive supply was used to power the amplifier. The circuit diagram is illustrated in figure 3.2 below:



**Figure 3.2:** Differential Amplifier circuit diagram

•Rf and Rg: for amplifier gain

Input range: 930mV(34°C) to 1050mV(42°C) or 120mV swing. Targeted output range: 0.1 to 4.9V or a 4.8V swing. Hence gain  $\alpha = \frac{4.8V}{120mV} = 40 = \frac{R_f}{R_g}$

Select  $R_f = 1200\text{ k}\Omega$  (large enough to limit current consumption), hence,  $R_g = \frac{1200\text{ k}\Omega}{40}$

$$\therefore R_g = 30\text{ k}\Omega$$

•R1 and R2: for virtual ground design

$V^+$  and  $V^-$  symbols used below correspond to the inverting and non-inverting inputs of the Op Amp respectively.

$$\text{KCL at } V^-: \frac{V^- - V_{\text{virtual\_GND}}}{R_g} + \frac{V^- - V_{\text{out}}}{R_f} = 0$$

$$\therefore V_{\text{out}} = \left( \frac{R_f}{R_g} + 1 \right) V^- - \frac{R_f}{R_g} \cdot V_{\text{virtual\_GND}}$$

$$V^- = V^+ = V_{\text{LPF\_out}} \text{ (Ideal Op Amp)}$$

$$\therefore V_{\text{out}} = \left( \frac{R_f}{R_g} + 1 \right) V_{\text{LPF\_out}} - \frac{R_f}{R_g} \cdot V_{\text{virtual\_GND}}$$

The goal is to remove the DC component from the amplifier input  $V_{\text{LPF\_out}}$ , 990mV corresponding to 38°C and introduce a 2.5VDC offset at the output for an optimal output swing.

$$\therefore \left( \frac{R_f}{R_g} + 1 \right) \cdot V_{\text{DC}} - \frac{R_f}{R_g} \cdot V_{\text{virtual\_GND}} = 2,5$$

$$\therefore \left( \frac{1200}{30} + 1 \right) \cdot 0,990 - \frac{1200}{30} \cdot V_{\text{virtual\_GND}} = 2,5$$

$$\therefore V_{\text{virtual\_GND}} = 0.9525\text{ V}$$

Select  $R_1 = 1\text{ k}\Omega$

$$V_{\text{virtual\_GND}} = \frac{R_1}{R_1 + R_2} \cdot 5$$


$$\therefore 0,95225 = \frac{1000}{1000 + R_2} \cdot 5$$

$$\therefore R_2 = 4,2561\text{ k}\Omega$$

In addition, with  $V_{\text{virtual\_GND}} = 0.9525\text{ V}$ , the voltage at  $V^-$  will be at most be 0.9525 V and the voltage at  $V^+$  will vary between 930 mV and 1052 mV -corresponding respectively to 34°C and 48°C plus noise- Hence,  $V_{\text{IN\_min}} = 930\text{ mV}$  and  $V_{\text{IN\_max}} = 1052\text{ mV}$ ; This falls well within the TLC2272 common-mode input voltage range of -0.3 to 4V [4].


### 3.3. Results

Figures 3.3, 3.4, 3.5, 3.6 and 3.7 bellow documents the simulation results for both the Low-pass filter and the differential amplifier.




**Figure 3.3:** Bode plot: corner frequency and amplitude response at 50Hz

As designed for, the bandwidth(corresponding to the corner frequency) is 5Hz and the attenuation at 50Hz is -29.37dB(close to the expected -30dB).



**Figure 3.4:** Low-pass filter noise suppression simulation results


As illustrated in figure 3.4 above, a 15 mV amplitude noise signal (corresponding to 1°C) is attenuated to 1 mVpp. After amplification, with a gain of 41, the noise will thus be only 41 mVpp or 20.5 mVp, meeting the "bellow 80 mVp requirement".



**Figure 3.5:** Low-pass filter rise time simulation results with the differential amplifier included

As illustrated in figure 3.5 above, the LPF rise time is 70.42 ms which is even better than the 83.91 ms designed for. The plot illustrates a 1°C step in temperature from 36°C

to 40°C(not full range, just for demonstration) and after each step, the rise time is 70.42 ms which meets the "bellow 100 ms settling time".



**Figure 3.6:** Full Op amp input and output range simulation results


Table 3.1 bellow records the measured full input and output ranges as well as the measured output voltages corresponding to temperatures between 34°C and 42°C.

T °C	34	35	36	37	38	39	40	41	42	Full range
Stimulus (mV)	930	945	960	975	990	1005	1020	1035	1050	<b>120 mV</b>
Vout (V)	0.1	0.7	1.3	1.9	2.5	3.1	3.7	4.3	4.9	<b>4.8V</b>

**Table 3.1:** measured full Op Amp input and output ranges

Hence, as designed for, VIN\_max is 1050 mV and VIN\_min is 930 mV.

Figure 3.7 bellow illustrates the total average current used by the temperature sensor circuit.



**Figure 3.7:** Total average current of temperature sensor circuit

Hence, the total average current used by the circuit is 10.77 mA, which is smaller than the 25 mA required threshold.

### 3.4. Summary

The Low pass filter successfully suppressed the noise and the differential amplifier produced a 4.8V range as designed for while the total current consumption stayed bellow 11mA.



# Chapter 4

## System and conclusion

### 4.1. System

Overall, the full circuit works as designed considering the simulation results in the previous sections. The linear regulator outputs a 5VDC with very little to no noise and supplies it to the active low pass filter and the differential amplifier circuit. These together form a temperature sensor, the first building block of the health monitor system. This part alone of the system draws an average of 10.77mA from the 9V supply, leaving  $(100\text{mA} - 10.77\text{mA}) = 89.23\text{mA}$  for the rest of the system. Using table 4.1 below, the calibration constant for the temperature sensor can be derived:

T °C	34	35	36	37	38	39	40	41	42
Stimulus (mV)	930	945	960	975	990	1005	1020	1035	1050
Vout (V)	0.1	0.7	1.3	1.9	2.5	3.1	3.7	4.3	4.9

**Table 4.1:** Temperatures and corresponding output voltages

$$\therefore T \text{ }^{\circ}\text{C} = \frac{5}{3} \cdot V_{\text{out}} + \frac{203}{6}$$

After calibration, the temperature value will be rounded to the nearest integer using quantisation.

### 4.2. Lessons learnt

- The theory behind a switchingmode regulator as well as design procedures to include it in a certain application.
- How to select a certain filter configuration and design it given a bandwidth and rise time specifications.
- The full design of a differential amplifier with a virtual ground given specific requirements.

# Bibliography

- [1] Renesas Electronics Corporation, “Linear vs. switching regulators,” 2021. [Online]. Available: <https://www.renesas.com/cn/en/products/power-management/linear-vs-switching-regulators.html>
- [2] *LM78XX, LM78XXA 3-Terminal 1 A Positive Voltage Regulator*, LM7805 datasheet, Fairchild, September 2014.
- [3] *LM2595 SIMPLE SWITCHER® Power Converter 150-kHz 1-A Step-Down Voltage Regulator*, LM2595 datasheet, Texas Instruments, May 2016.
- [4] *TLC227x, TLC227xA: Advanced LinCMOS Rail-to-Rail Operational Amplifiers*, TLC2272 datasheet, Texas Instruments, March 2016.

# Appendix A

## Social contract




UNIVERSITEIT • STELLENBOSCH • UNIVERSITY  
jou kennisvenoot • your knowledge partner

### E-design 344 Social Contract

2020


The purpose of this document is to establish commitment between the student and the organisers of E344. Beyond the commitment made here, it is not binding.

In the months preceeding the term, the lecturer (Thinus Booysen) and the Teaching Assistant (Michael Ritchie) spent countless hours to prepare for E344 to ensure that you get your money's worth and that you are enabled to learn from the module and demonstrate and be assessed on your skills. We commit to prepare for the module, to set the tests and assessments fairly, to be reasonably available, and to provide feedback and support as best and fast we can. We will work hard to give you the best opportunity to learn from and pass analogue electronic design E344.

Signature: .....  ..... Date: ..... 13 July 2020 .....

I, ..... **Elijah Seth Cishugi** ..... have registered for E344 of my own volition with the intention to learn of and be assessed on the principals of analogue electronic design. Despite the potential publication of supplementary videos on specific topics, I acknowledge that I am expected to attend the lectures and lab sessions to make the most of these appointments and learning opportunities. Moreover, I realise I am expected to spend the additional requisite number of hours on E344 as specified in the yearbook.

I acknowledge that E344 is an important part of my journey to becoming a professional engineer, and that my conduct should be reflective thereof. This includes doing and submitting my own work, working hard, starting on time, and assimilating as much information as possible. It also includes showing respect towards the University's equipment, staff, and their time.

Signature: .....  ..... Date: ..... 16th / August / 2020 .....

## Appendix B

# GitHub Activity Heatmap

