Assignment 4

IT₄₅₁: COA LAB

SOUMABRATA BHATTACHARYA


IT, 4th Semester ID: 510817021 (Hx-20)

Question 1

Design and simulate a 5-bit bidirectional shift register. Use 'DIRECTION' as a control input as STD_LOGIC with its value '1' for right shift and '0' for left shift. Synthesize it for Spartan 6. Report device utilization.

```
VHDL Module:
                      mod bidirShiftReg.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mod bidirShiftReg is
    Port ( Clk
                       : in STD_LOGIC;
          WMode
                      : in STD_LOGIC;
          DIRECTION : in STD LOGIC;
                      : in STD_LOGIC_VECTOR (4 downto 0);
           Pin
                       : out STD LOGIC VECTOR (4 downto 0));
           Pout
end mod bidirShiftReg;
architecture Behavioral of mod_bidirShiftReg is
begin
process(Clk, WMode, DIRECTION, Pin)
     variable tem : STD LOGIC VECTOR (4 downto 0);
begin
     if rising edge(Clk) then
            if WMode = '1' then tem := Pin;
           else
                 case DIRECTION is
                       when '0' =>
                             tem(4) := tem(3); tem(3) := tem(2);
                             tem(2) := tem(1); tem(1) := tem(0);
                             tem(0) := '0';
                       when '1' =>
                             tem(0) := tem(1); tem(1) := tem(2);
                             tem(2) := tem(3); tem(3) := tem(4);
                             tem(4) := '0';
                       when others =>
                             tem := "00000";
                 end case;
           end if;
      end if;
     Pout <= tem;</pre>
end process;
end Behavioral;
```

RTL Schematic:



Device Utilisation Summary:


| Device Utilization Summary (estimated values) | | | | |
|---|------|-----------|-------------|--|
| Logic Utilization | Used | Available | Utilization | |
| Number of Slice Registers | 5 | 54576 | 0% | |
| Number of Slice LUTs | 5 | 27288 | 0% | |
| Number of fully used LUT-FF pairs | 0 | 10 | 0% | |
| Number of bonded IOBs | 13 | 296 | 4% | |
| Number of BUFG/BUFGCTRLs | 1 | 16 | 6% | |

VHDL Test Bench: tb bidirShiftReg.vhd

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY tb_bidirShiftReg IS
END tb bidirShiftReg;
ARCHITECTURE behavior OF tb bidirShiftReg IS
   COMPONENT mod bidirShiftReg
   PORT(
         Clk
                       : IN std_logic;
                       : IN std_logic;
        WMode
        DIRECTION
                       : IN std logic;
                       : IN std logic vector(4 downto 0);
        Pin
                       : OUT std logic vector(4 downto 0)
        Pout
        );
   END COMPONENT;
                 : std_logic := '0';
   signal clk
                 : std logic := '0';
   signal wmode
  signal dir
                 : std logic := '0';
```

```
constant clk per : time := 100 ns;
BEGIN
  uut: mod bidirShiftReg PORT MAP (
               => clk,
         Clk
        WMode
                    => wmode,
         DIRECTION => dir,
        Pin
                    => pin,
        Pout
                    => pout
       );
  Clk_proc: process
  begin
     clk <= '1';
     wait for clk_per/2;
     clk <= '0';
     wait for clk per/2;
  end process;
  write_mode: process
  begin
     wmode <= '1'; wait for clk per;</pre>
     wmode <= '0'; wait for clk_per * 4;</pre>
     wmode <= '1'; wait for clk_per;</pre>
     wmode <= '0'; wait;</pre>
  end process;
  dir_mode: process
  begin
     dir <= '0', '1' after clk_per * 5;</pre>
     wait;
  end process;
  stim_proc: process
  begin
     pin <= "01101", "11001" after clk_per * 5;</pre>
     wait;
  end process;
END;
```

Simulation:



Question 2


Design and simulate a UART transmitter. Synthesize it for Spartan 6. Report device utilization.

```
VHDL Module: mod uartTransmitter.vhd
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity mod uartTransmitter is
    Port ( Clk
                 : in STD LOGIC;
          Wmode : in STD_LOGIC;
          Pin : in STD_LOGIC_VECTOR (3 downto 0);
          Sout : out STD LOGIC);
end mod uartTransmitter;
architecture Behavioral of mod uartTransmitter is
begin
process(Clk, WMode, Pin)
     variable tem : STD LOGIC VECTOR (6 downto 0);
     variable cnt : INTEGER;
begin
if rising edge(Clk) then
     if WMode = '1' then
           Sout <= '0';
           tem(0) := '0';
                             tem(6) := '1';
           tem(1) := Pin(0); tem(2) := Pin(1);
           tem(3) := Pin(2); tem(4) := Pin(3);
           cnt := 0;
           for i in 0 to 3 loop
                 if Pin(i) = '1' then cnt := cnt + 1;
                 end if;
           end loop;
           if cnt rem 2 = 1 then tem(5) := '1';
                                                    tem(5) := '0';
           else
           end if;
      end if;
      Sout <= tem(0);
```

```
for i in 0 to 5 loop
        tem(i) := tem(i + 1);
    end loop;
    end if;
end process;
end Behavioral;
```

RTL Schematic:



Device Utilisation Summary:

| Device Utilization Summary (estimated values) | | | | |
|---|------|-----------|-------------|----|
| Logic Utilization | Used | Available | Utilization | |
| Number of Slice Registers | 7 | 54576 | | 0% |
| Number of Slice LUTs | 7 | 27288 | | 0% |
| Number of fully used LUT-FF pairs | 0 | 14 | | 0% |
| Number of bonded IOBs | 7 | 296 | | 2% |
| Number of BUFG/BUFGCTRLs | 1 | 16 | | 6% |


```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY tb uartTransmitter IS
END tb uartTransmitter;
ARCHITECTURE behavior OF tb uartTransmitter IS
    COMPONENT mod uartTransmitter
   PORT(
        Clk : IN std logic;
        Wmode : IN std logic;
        Pin : IN std logic vector(3 downto 0);
        Sout : OUT std_logic
       );
   END COMPONENT;
                   : std_logic := '0';
   signal clk
   signal wmode
                     : std_logic := '0';
   signal pin
                      : std logic vector(3 downto 0) := (others => '0');
                     : std logic;
   signal sout
   constant clk per : time := 100 ns;
BEGIN
  uut: mod uartTransmitter PORT MAP (
         Clk
               => clk,
         Wmode => wmode,
         Pin => pin,
         Sout => sout
       );
   Clk_process: process
   begin
     clk <= '1';
     wait for clk per/2;
     clk <= '0';
     wait for clk_per/2;
  end process;
   write_mode: process
   begin
     wmode <= '1'; wait for clk per;</pre>
     wmode <= '0'; wait for clk per * 7;</pre>
     wmode <= '1'; wait for clk_per;</pre>
```

```
wmode <= '0'; wait;
end process;

stim_proc: process
begin
   pin <= "1101", "0110" after clk_per * 8;
   wait;
end process;
END;</pre>
```

Simulation:

