Tugas Praktikum SKJ Ke -3

Nama : Bagus Cipta Pratama

 $\mathbf{NIM}: 23/516539/\mathbf{PA}/22097$

Kelas : KOMC

A. First Assignment: Hello World! (30 poin)

Dalam assignment pertama, kita akan membuat sebuah simulasi "hello world" minimal menggunakan gem5. Kita akan membuat file konfigurasi first_config.py yang mencakup impor komponen-komponen penting dari gem5, definisi komponen sistem komputer seperti prosesor, memori, dan cache, serta menghubungkan komponen-komponen tersebut ke board. Selanjutnya, kita akan menambahkan binary "hello world" untuk dijalankan pada simulasi. Akhirnya, kita akan mengkonfigurasi dan menjalankan simulasi. Tujuan utama dari assignment ini adalah memperkenalkan kita pada dasar-dasar konfigurasi dan simulasi menggunakan gem5, memberikan kita pengalaman praktis dalam menyiapkan simulasi sederhana.

Berikut adalah bukti screenshotnya,

```
\wp gem5-tutorial-codespace [Codespaces: glorious palm-tree]
                                              first_config.py 8, U X
         Nelcome to GitLens
          materials > assignment > 🕏 first_config.py >
                    from gem5.components.boards.simple_board import SimpleBoard
                    from gem5.components.cachehierarchies.classic.no_cache import NoCache
                    from gem5.components.memory import SingleChannelDDR3_1600
                   from gem5.components.processors.simple_processor import SimpleProcessor
                   from gem5.components.processors.cpu_types import CPUTypes
                    from gem5.resources.resource import obtain_resource
                    from gem5.simulate.simulator import Simulator
                    from gem5.isas import ISA
                    cache_hierarchy = NoCache()
                  memory = SingleChannelDDR3_1600("1GiB")
                  processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1, isa=ISA.X86)
             15 board = SimpleBoard(
                   clk_freq="3GHz"
                    processor=processor,
                   memory=memory,
                    cache_hierarchy=cache_hierarchy,
                    # Obtain a binary to run via gem5-resources
                   binary = obtain_resource("x86-hello64-static")
                    board.set_se_binary_workload(binary)
                    # Setup the simulator and run the simulation.
                    simulator = Simulator(board=board)
                   simulator.run()
         10 OUTPUT DEBUG CONSOLE TERMINAL PORTS GITLENS COMMENT
 oot@codespaces-b7269d:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/first_config.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.
   m5 version [DEVELOP-FOR-23.0]
gem5 compiled Feb 25 2023 19:25:04
gem5 started Sep 13 2024 09:04:23
gem5 executing on codespaces-072694, pid 10757
command line: gem5 materials/assignment/first_config.py
  arn: The `CustomResource` class is deprecated. Please use an `AbstractResource` subclass instead.
arn: The simulate package is still in a beta state. The gem5 project does not guarantee the APIs within this package will remain consistent across
upcoming releases.
Global frequency set at 1000000000000 ticks per second build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (1024 Mbytes) build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics:Group. Leg
acy stat is deprecated.

8: board.remote_gdb: listening for remote gdb on port 7000 build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation... build/ALL/sim/syscall_emul.hh:1014: warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings. Returning '/root/.cache/gem5/x68-hello64-static' build/ALL/sim/mem_state.cc:443: info: Increasing stack size by one page.
            paces-b7269d:/workspaces/gem5-tutorial-codespace#
```

B. Second Assignment : Simulasi Sistem Komputer Sederhana (30 poin)

Assignment kedua mengajak kita untuk membuat simulasi sistem komputer yang lebih kompleks. Kita akan membuat file second_config.py untuk mensimulasikan sistem yang terdiri dari CPU, memory bus, dan memory controller. Proses ini melibatkan impor library m5 dan SimObjects yang diperlukan, pembuatan dan konfigurasi objek System termasuk clock domain dan memory range, serta pembuatan dan penghubungan CPU, memory bus, dan memory controller. Kita juga akan mengatur proses yang akan dijalankan oleh CPU, dalam hal ini program "Hello world". Akhirnya, kita akan menginisialisasi dan menjalankan simulasi. Assignment ini bertujuan untuk memberikan pemahaman yang lebih mendalam tentang konfigurasi komponen-komponen sistem dalam gem5 dan bagaimana komponen-komponen tersebut berinteraksi.

Berikut adalah bukti screenshotnya,

```
Nelcome to GitLens
                                           first_config.py 8, U
                                                                                   second_config.py 9+, U X
   materials > assignment > 🕏 second_config.py > ...
           import m5
              from m5.objects import *
              system = System()
              system.clk_domain = SrcClockDomain()
              system.clk_domain.clock =
              system.clk_domain.voltage_domain = VoltageDomain()
             system.mem_mode = "timing" # Use timing accesses
system.mem_ranges = [AddrRange("512MB")] # Create an address range
             system.cpu = X86TimingSimpleCPU()
              system.membus = SystemXBar()
             system.cpu.lcache_port = system.membus.cpu_side_ports
system.cpu.dcache_port = system.membus.cpu_side_ports
              system.cpu.createInterruptController()
              system.cpu.interrupts[0].pio = system.membus.mem_side_ports
             system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports
              system.mem_ctrl = MemCtrl()
              system.mem_ctrl.dram = DDR3_1600_8x8()
              system.mem_ctrl.dram.range = system.mem_ranges[0]
              system.mem_ctrl.port = system.membus.mem_side_ports
              system.system_port = system.membus.cpu_side_ports
              binary = "gem5/tests/test-progs/hello/bin/x86/linux/hello"
              system.workload = SEWorkload.init_compatible(binary)
    @codespaces-b7269d:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/seco
Simulator System. https://www.gem5.org
is copyrighted software; use the --copyright option for details.
 em5 version [DEVELOP-FOR-23.0]
em5 compiled Feb 25 2023 19:25:04
em5 started Sep 13 2024 09:29:12
em6 sexecuting on codespaces-b7269d, pid 25331
emmand line: gem5 materials/assignment/second_
Global frequency set at 10000000000000 ticks per second
build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Le
 cy stat is deprecated.
: system.remote_gdb: listening for remote gdb on port 7000
gginning simulation!
uild/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
tello world:
exiting @ tick 462979800 because exiting with last active thread context
root@codespaces-b7269d:/workspaces/gem5-tutorial-codespace#
```

C. Third Assignment: Menambahkan Cache (30 poin)

Dalam assignment ketiga, kita diminta untuk memperluas konfigurasi dari assignment kedua dengan menambahkan hierarki cache. Kita akan menambahkan cache L1 dan L2 ke sistem, mengkonfigurasi parameter cache seperti ukuran, associativity, dan ukuran blok. Kita juga perlu memperbarui koneksi antara cache, CPU, dan memory bus untuk memastikan integrasi yang benar. Setelah konfigurasi selesai, kita akan menjalankan simulasi untuk memverifikasi bahwa cache telah terintegrasi dengan benar. Tujuan dari assignment ini adalah memberikan kita pengalaman praktis dalam mengkonfigurasi cache pada simulator gem5 dan memahami bagaimana penambahan cache dapat mempengaruhi kinerja sistem. Ini merupakan langkah penting dalam memahami arsitektur komputer modern dan peran cache dalam meningkatkan kinerja sistem.

Berikut adalah bukti screenshotnya,

```
materials > assignment > 💠 third_config.py > ...
       import m5
      from m5.objects import *
      from cache import L1Cache, L1ICache, L1DCache, L2Cache
      system = System()
      system.clk_domain = SrcClockDomain()
      system.clk_domain.clock = "1GHz"
      system.clk_domain.voltage_domain = VoltageDomain()
      system.mem_mode = "timing"
  9
      system.mem ranges = [AddrRange("512MB")]
      system.cpu = X86TimingSimpleCPU()
 11
 12
      system.membus = SystemXBar()
      system.cpu.icache = L1ICache()
      system.cpu.dcache = L1DCache()
      system.cpu.icache.connectCPU(system.cpu)
      system.cpu.dcache.connectCPU(system.cpu)
      system.12bus = L2XBar()
 22
      system.cpu.icache.connectBus(system.l2bus)
      system.cpu.dcache.connectBus(system.l2bus)
      system.l2cache = L2Cache()
      system.l2cache.connectCPUSideBus(system.l2bus)
      system.membus = SystemXBar()
       system.l2cache.connectMemSideBus(system.membus)
```

```
import m5
     from m5.objects import Cache
     # Add the common scripts to our path
     m5.util.addToPath("../../")
     # Some specific options for caches
     # For all options see src/mem/cache/BaseCache.py
43
44
     class L1Cache(Cache):
         """Simple L1 Cache with default values"""
47
         assoc = 2
         tag_latency = 2
         data_latency = 2
         response latency = 2
         mshrs = 4
52
         tgts_per_mshr = 20
         def _init_(self, options=None):
             super()._init_()
             pass
         def connectBus(self, bus):
             """Connect this cache to a memory-side bus"""
             self.mem_side = bus.cpu_side_ports
```

```
PROBLEMS 38
                                       TERMINAL PORTS GITLENS
root@codespaces-b7269d:/workspaces/gem5-tutorial-codespace# gem5 materials/assignment/thir
 gem5 Simulator System. https://www.gem5.org
 gem5 is copyrighted software; use the --copyright option for details.
 gem5 version [DEVELOP-FOR-23.0]
 gem5 compiled Feb 25 2023 19:25:04
 gem5 started Sep 13 2024 20:48:37
 gem5 executing on codespaces-b7269d, pid 3548
 command line: gem5 materials/assignment/third_config.py
 Global frequency set at 1000000000000 ticks per second
 build/ALL/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not ma
 build/ALL/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is
 acy stat is deprecated.
 0: system.remote_gdb: listening for remote gdb on port 7000
 Beginning simulation!
 build/ALL/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
 Hello world!
 Exiting @ tick 56435000 because exiting with last active thread context
 root@codespaces-b7269d:/workspaces/gem5-tutorial-codespace#
```

${\bf D. Link\ Repository\ Git Hub:}$

berikut adalah link repository github yang memuat semua kode diatas : $\underline{https://github.com/mobssspro/Bagus-Cipta-Pratama-SKJ-Lab.git}$