Processor 9 bits.vhd

```
1
 2
    library ieee;
 3
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    --entity declaration
    entity processor is
 6
 7
        --Instructions declaration
 8
        generic(
            mv : std_logic_vector:= "000";
 9
10
            mvi: std_logic_vector:= "001";
            add: std logic vector:= "010";
11
12
            sub: std_logic_vector:= "011"
13
        );
14
        -- Inputs Outputs declaration
15
        port(
            clock, aResetn, Run: in std logic;
16
            DataIn: in std_logic_vector(8 downto 0);
17
            Bus_Wires: buffer std_logic_vector(8 downto 0);
18
19
            Done: buffer std_logic
20
            );
21
22
    end processor;
23
24
    --architecture declaration
25
    architecture arch of processor is
26
        --Decoder and Register declaration
27
        component dec3to8 is
28
            port(
29
                input : in std_logic_vector(2 downto 0);
                enable: in std_logic;
30
31
                output: out std_logic_vector(0 to 7)
32
                );
33
        end component;
34
35
        component reg_n is
            generic( N: integer:=9);
36
37
            port(
38
                clock
                         : in std logic;
39
                enable : in std logic;
                         : in std_logic_vector(N-1 downto 0);
40
41
                Q
                         : out std logic vector(N-1 downto 0)
42
                );
43
        end component;
        --Signals declaration
44
45
        type state_type is (T0, T1, T2, T3);
46
        signal Tcycle_D, Tcycle_Q : state_type;
        signal Rin, Rout, Xregn, Yregn : std logic vector(0 to 7);
47
48
        signal DinOut, Gout, Ain, Gin, IRin, AddSub: std_logic;
        signal R0, R1, R2, R3, R4, R5, R6, R7, IR, G, A: std logic vector(8 downto 0);
49
        signal I: std_logic_vector(2 downto 0);
50
        signal sel : std_logic_vector(9 downto 0);
51
52
        signal sum: signed(8 downto 0);
53
54
55
56
```

```
57
     begin
 58
         -- Extracting bits from IR
         I <= IR(8 downto 6);</pre>
 59
 60
 61
         -- Instantiating dec3to8 components
         U1: dec3to8 port map (input => IR(5 downto 3) , enable => '1', output => Xregn);
 62
 63
         U2: dec3to8 port map (input ⇒ IR(2 downto 0), enable ⇒ '1', output ⇒ Yregn);
 64
         -- Control of the cycles of the excution of the instructions
 65
 66
         process(Tcycle_Q, Run, Done)
         begin
 67
 68
             case(Tcycle_Q) is
 69
                  -- The instruction mv and mvi take 2 clock cycles to execute
                  -- The instruction add and sub take 4 clock cycles to execute
 70
 71
 72
                 when T0 => if run='0' then Tcycle_D <= T0;</pre>
                                                                         -- idle state
 73
                                       else Tcycle_D <= T1; end if;</pre>
                                                                        -- instruction execution
     state
 74
 75
                 when T1 =>
                                  if Done='1' then Tcycle_D <= T0;</pre>
                                                                         -- In case of mv and mvi
     instructions
 76
                                       else Tcycle D <= T2; end if;</pre>
                                                                         -- In case of add and sub
     instructions
 77
 78
                 when T2 =>
                                  Tcycle_D <= T3;
 79
                                  Tcycle_D <= T0;
 80
                 when T3 =>
 81
             end case;
 82
         end process;
83
 84
         -- Control of the signals of control of dataflow
 85
         process(Tcycle_Q, I)
 86
         begin
             -- Resetting control signals
 87
             DinOut <= '0'; Gout <= '0'; Ain <='0'; Gin <='0'; IRin<='0';</pre>
 88
             AddSub <='0'; Rin <="00000000"; Rout <="000000000"; Done <='0';
 89
 90
 91
             -- Changin the control signals based on the current state and the instruction
 92
             case(Tcycle_Q) is
 93
                 when T0 => IRin <='1';
94
                 when T1 =>
95
                      case(I) is
96
                                      => Rout <= Yregn; Rin <= Xregn; Done <='1';
97
                                      => Dinout <='1'; Rin <= Xregn; Done <='1';
                          when mvi
                                      => Rout <= Xregn; Ain <= '1';
98
                          when others => Rout <= Xregn; Ain <= '1';</pre>
99
                      end case;
100
101
                 when T2 =>
102
103
                      case(I) is
                                      => Rout <= Yregn; Gin <='1'; AddSub <='1';</pre>
104
105
                          when others => Rout <= Yregn; Gin <='1';</pre>
106
                      end case;
107
                 when T3 =>
108
109
                      case(I) is
                                      => Gout <='1'; Rin <= Xregn; Done <='1';
110
                          when add
                          when others => Gout <='1'; Rin <= Xregn; Done <='1';</pre>
111
112
                      end case;
113
             end case;
         end process;
114
```

```
115
116
          -- Clock and reset process
         process(clock, aResetn)
117
         begin
118
119
              if (aResetn='0') then
120
                  Tcycle_Q <=T0;
121
              elsif rising_edge(clock) then
122
                  Tcycle_Q <= Tcycle_D;</pre>
123
              end if;
124
         end process;
125
          -- Dataflow process for addition/subtraction
126
127
          process(A, Bus_Wires)
128
         begin
              if AddSub ='1' then
129
130
                  sum <= signed(A) + signed(Bus Wires);</pre>
131
132
                  sum <= signed(A) - signed(Bus_Wires);</pre>
133
              end if;
134
         end process;
135
136
          -- Process for selecting Bus_Wires value based on the selection signal
137
         process(DataIn, R0, R1, R2, R3, R4, R5, R6, R7, G, sel)
138
         begin
              case(sel) is
139
                  when "1000000000" => Bus_Wires <= DataIn;</pre>
140
                  when "0100000000" => Bus Wires <= R0;
141
                  when "0010000000" => Bus_Wires <= R1;</pre>
142
                  when "0001000000" => Bus_Wires <= R2;</pre>
143
144
                  when "0000100000" => Bus Wires <= R3;</pre>
                  when "0000010000" => Bus_Wires <= R4;</pre>
145
                  when "0000001000" => Bus_Wires <= R5;</pre>
146
                  when "0000000100" => Bus_Wires <= R6;</pre>
147
                  when "0000000010" => Bus_Wires <= R7;</pre>
148
                  when "0000000001" => Bus Wires <= G;
149
                                      => Bus_Wires <= DataIn;</pre>
150
                  when others
151
              end case:
152
         end process;
153
154
          -- Register instantiations
          Reg0: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(0), D =>
155
     Bus_Wires, Q \Rightarrow R0;
          Reg1: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(1), D =>
156
     Bus_Wires, Q \Rightarrow R1;
157
          Reg2: reg_n generic map(N => \frac{9}{}) port map (clock => clock, enable => Rin(\frac{2}{}), D =>
     Bus Wires, Q \Rightarrow R2;
         Reg3: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(3), D =>
158
     Bus_Wires, Q \Rightarrow R3;
159
         Reg4: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(4), D =>
     Bus_Wires, Q \Rightarrow R4;
160
         Reg5: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(5), D =>
     Bus_Wires, Q \Rightarrow R5;
161
         Reg6: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(6), D =>
     Bus_Wires, Q \Rightarrow R6;
         Reg7: reg_n generic map(N => 9) port map (clock => clock, enable => Rin(7), D =>
162
     Bus_Wires, Q \Rightarrow R7;
         Reg8: reg_n generic map(N => 9) port map (clock => clock, enable => Ain, D =>
163
     Bus_Wires, Q => A);
         Reg9: reg n generic map(N => 9) port map (clock => clock, enable => IRin, D => DataIn,
164
     Q \Rightarrow IR);
165
         Reg10: reg n generic map(N => 9) port map(clock => clock, enable => Gin, D =>
     std_logic_vector(sum), Q => G);
166
```

```
-- Assigning value to the selection signal
168
         sel <= DinOut & Rout & Gout;</pre>
169
170
     end arch;
171
172
     -- 3 to 8 decoder
     library ieee;
173
174
     use ieee.std_logic_1164.all;
175
     entity dec3to8 is
176
         port(
177
              input : in std_logic_vector(2 downto 0);
178
              enable: in std_logic;
179
              output: out std logic vector(0 to 7)
180
                  );
     end dec3to8;
181
     architecture arch of dec3to8 is
182
183
     begin
         process(input, enable)
184
185
         begin
186
              if (enable = '1') then
                  case(input) is
187
                      when "000" => output <= "10000000";</pre>
188
189
                      when "001" => output <= "01000000";</pre>
                      when "010" => output <= "00100000";</pre>
190
191
                      when "011" => output <= "00010000";</pre>
192
                      when "100" => output <= "00001000";</pre>
                      when "101" => output <= "00000100";</pre>
193
                      when "110" => output <= "00000010";</pre>
194
195
                      when others => output <= "00000001";</pre>
196
                  end case:
              else output <= "000000000";
197
198
              end if;
199
         end process;
200
     end arch;
201
202
     -- 9-bit register
203
     library ieee;
204
     use ieee.std_logic_1164.all;
205
     entity reg n is
         generic( N: integer:=9);
206
207
         port(
208
              clock
                     : in std logic;
              enable : in std_logic;
209
210
                      : in std_logic_vector(N-1 downto 0);
                      : out std logic vector(N-1 downto 0)
211
212
              );
213
     end reg_n;
214
     architecture arch of reg_n is
215
     begin
216
         process(clock)
217
         begin
              if(rising_edge(clock)) then
218
                  if(enable='1') then
219
220
                      Q <= D;
221
                  end if;
222
              end if;
223
         end process;
     end arch;
```