## ECS 150 - Makefile tutorial

*Prof. Joël Porquet-Lupine* 

UC Davis - WQ22



# Manual approach

#### Code example

#### main.c

#### fact.h

```
#ifndef FACT_H_
#define FACT_H_
int fact(int n);
#endif /* FACT_H_ */
fact.h
```

#### fact.c

```
#include "fact.h"

int fact(int n) {
    if (n == 0)
        return 1;
    return n * fact(n - 1);
}
```

#### README.md

```
# Overview

This program computes the factorial of a number

README.md
```

# Manual approach

## Compilation

```
$ gcc -Wall -Wextra -Werror -c -o fact.o fact.c
$ gcc -Wall -Wextra -Werror -c -o main.o main.c
$ gcc -Wall -Wextra -Werror -o myfact main.o fact.o

$ ./myfact
Usage: myfact number
$ ./myfact 5
fact(5) = 120

$ pandoc -o README.html README.md
$ firefox README.html
```

#### On the long run...

#### Now, what if:

- fact.c changes? main.c changes? fact.h changes?
- I want to change the compilation options?
- I want to recompile this code on another computer?
- I want to share this code?

#### Solution is to **automate the build process**!

# Introduction

#### Definition

A *Makefile* is a file containing a set of rules used with the *make* build automation tool.

The two following commands are equivalent:

```
$ ls
Makefile ...
$ make
$ make -f Makefile
```

The set of Makefile rules usually represents the various steps to follow in order to build a program: it's the building *recipe*.

## Introduction

## Anatomy of a rule

```
target: [list of prerequisites]
[ <tab> command ]
```

- For target to be generated, the prerequisites must all exists (or be generated if necessary)
- target is generated by executing the specified command
- target is generated only if it does not exist, or if one of the prerequisites is more recent
  - o Prevents from building everything each time, but only what is necessary

#### Commenting

Lines prefixed with # are not evaluated

```
# This is a comment
```

#### Basic rules

```
myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o myfact main.o fact.o
main.o: main.c fact.h
    gcc -Wall -Wextra -Werror -c -o main.o main.c
fact.o: fact.c fact.h
    gcc -Wall -Wextra -Werror -c -o fact.o fact.c
README.html: README.md
    pandoc -o README.html README.md
                                                                    Makefile v0.1
$ make
qcc -c -o main.o main.c
qcc -c -o fact.o fact.c
gcc -o myfact main.o fact.o
$ make RFADMF.html
pandoc -o README.html README.md
```

## all rule

```
all: myfact README.html
myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o myfact main.o fact.o
main.o: main.c fact.h
    gcc -Wall -Wextra -Werror -c -o main.o main.c
fact.o: fact.c fact.h
    gcc -Wall -Wextra -Werror -c -o fact.o fact.c
README.html: README.md
    pandoc -o README.html README.md
                                                                    Makefile_v0.1
$ make
qcc -c -o main.o main.c
qcc -c -o fact.o fact.c
gcc -o myfact main.o fact.o
pandoc -o README.html README.md
```

#### clean rule

#### A first and basic Makefile

```
all: myfact README.html
myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o myfact main.o fact.o
main.o: main.c fact.h
    gcc -Wall -Wextra -Werror -c -o main.o main.c
fact.o: fact.c fact.h
    gcc -Wall -Wextra -Werror -c -o fact.o fact.c
README.html: README.md
    pandoc -o README.html README.md
clean:
    rm -f myfact README.html main.o fact.o
                                                                    Makefile v0.1
```

- Was good enough for Project #1
  - (No need to generate html out of markdown --pandoc is not installed on CSIF, and also it's just for the example)

#### How to avoid redundancy...?

A good programmer is a lazy programmer!

```
all: myfact README.html
myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o myfact main.o fact.o
main.o: main.c fact.h
    gcc -Wall -Wextra -Werror -c -o main.o main.c
fact.o: fact.c fact.h
    gcc -Wall -Wextra -Werror -c -o fact.o fact.c
README.html: README.md
    pandoc -o README.html README.md
clean:
    rm -f myfact README.html main.o fact.o
                                                                    Makefile_v0.1
```

#### Automatic variables in commands

- \$@: replaced by name of target
- \$<: replaced by name of **first** prerequisite
- \$^: replaced by names of **all** prerequisites

```
all: myfact README.html
myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o $@ $^
main.o: main.c fact.h
    gcc -Wall -Wextra -Werror -c -o $@ $<</pre>
fact.o: fact.c fact.h
    gcc -Wall -Wextra -Werror -c -o $@ $<</pre>
README.html: README.md
    pandoc -o $@ $<
clean:
    rm -f myfact README.html main.o fact.o
```

#### Pattern rules

A pattern rule %.o: %.c says how to generate *any* file <file>.o from another file <file>.c.

```
all: myfact README.html

myfact: main.o fact.o
    gcc -Wall -Wextra -Werror -o $@ $^

%.o: %.c fact.h
    gcc -Wall -Wextra -Werror -c -o $@ $<

%.html: %.md
    pandoc -o $@ $<

clean:
    rm -f myfact README.html main.o fact.o</pre>
```

#### Variables

```
CC := qcc
CFLAGS := -Wall -Wextra -Werror
CFLAGS += -q
PANDOC := pandoc
all: myfact README.html
myfact: main.o fact.o
    $(CC) $(CFLAGS) -o $@ $^
%.o: %.c fact.h
    $(CC) $(CFLAGS) -c -o $@ $<
%.html: %.md
    $(PANDOC) -o $@ $<
clean:
    rm -f myfact README.html \
          main.o fact.o
```

```
$ make
gcc -Wall -Wextra -Werror -g -c -o main.o main.c
gcc -Wall -Wextra -Werror -g -c -o fact.o fact.c
gcc -Wall -Wextra -Werror -g -o myfact main.o fact.o
pandoc -o README.html README.md
```

### Version 2.0

#### More variables

```
targets := myfact README.html
objs := main.o fact.o
CC := qcc
CFLAGS := -Wall -Wextra -Werror
CFLAGS += -q
PANDOC := pandoc
all: $(targets)
myfact: $(objs)
    $(CC) $(CFLAGS) -o $@ $^
%.o: %.c fact.h
    $(CC) $(CFLAGS) -c -o $@ $<
%.html: %.md
    $(PANDOC) -o $@ $<
clean:
    rm -f $(targets) $(objs)
```

```
$ make
gcc -Wall -Wextra -Werror -g -c -o main.o main.c
gcc -Wall -Wextra -Werror -g -c -o fact.o fact.c
gcc -Wall -Wextra -Werror -g -o myfact main.o fact.o
pandoc -o README.html README.md
```

### Version 2.0

#### Nice output

```
$ make
CC main.o
CC fact.o
CC myfact
MD README.html

$ make clean
CLEAN
```

```
myfact: $(objs)
   @echo "CC $@"
   @$(CC) $(CFLAGS) -o $@ $^
%.o: %.c fact.h
   @echo "CC $@"
   @$(CC) $(CFLAGS) -c -o $@ $<
%.html: %.md
   @echo "MD $@"
   @$(PANDOC) -o $@ $<
clean:
   @echo "CLEAN"
   @rm -f $(targets) $(objs)
```

• In case of debug, how can we still see the commands that are executed?

#### Conditional variables

```
. . .
ifneq (\$(V),1)
0 = 0
endif
myfact: $(objs)
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -o $@ $^
%.o: %.c fact.h
    @echo "CC $@"
    $(0)$(CC) $(CFLAGS) -c -o $@ $<
%.html: %.md
    @echo "MD $@"
    $(Q)$(PANDOC) -o $@ $<
clean:
    @echo "CLEAN"
    $(Q)rm -f $(targets) $(objs)
```

```
$ make
CC main.o
CC fact.o
CC myfact
MD README.html

$ make V=1
CC main.o
gcc -Wall -Wextra -Werror -g -c -o main.o main.c
CC fact.o
gcc -Wall -Wextra -Werror -g -c -o fact.o fact.c
CC myfact
gcc -Wall -Wextra -Werror -g -o myfact main.o fac
t.o
MD README.html
pandoc -o README.html README.md
```

## Generic rules vs dependency tracking

#### Non-generic rule

```
%.o: %.c fact.h
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -c -o $@ $<</pre>
```

#### Generic rule

```
%.o: %.c
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -c -o $@ $<
        Makefile_v3.0</pre>
```

 How can we preserve the generic rule but also have accurate dependency tracking?

```
$ make
CC main.o
CC fact.o
CC myfact
MD README.html
```

```
$ make
make: Nothing to be done for 'all'.
```

```
$ touch fact.h
$ make
make: Nothing to be done for 'all'.
```

## Rule composition

```
%.o: %.c
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -c -o $@ $<
        Makefile_v3.0

main.o: main.c fact.h
fact.o: fact.c fact.h</pre>
```

 How can we have these additional rules be generated automatically and included in the Makefile?

```
$ make
CC main.o
CC fact.o
CC myfact
MD README.html
$ make
make: Nothing to be done for 'all'.
$ touch fact.h
$ make
CC main.o
CC fact.o
CC myfact
```

## Use GCC for dependency tracking

```
#include <stdio.h>
#include "fact.h"

int fact(int n) {
    if (n == 0)
        return 1;
    return n * fact(n - 1);
}

$ gcc -Wall -Wextra -Werror -MMD -c -o fact.o fact.c

$ cat fact.d
fact.o: fact.c fact.h
```

## Dependency tracking Makefile integration

```
targets := myfact README.html
obis := main.o fact.o
CFLAGS := -Wall -Wextra -Werror -MMD
all: $(targets)
# Dep tracking *must* be below the 'all' rule
deps := $(patsubst %.o, %.d, $(objs))
-include $(deps)
%.o: %.c
    @echo "CC $@"
    $(Q)$(CC) $(CFLAGS) -c -o $@ $<
clean:
    @echo "clean"
    $(Q)rm -f $(targets) $(objs) $(deps)
                                                                             Makefile v3.0
```

- \$(deps) will be computed from \$(obj) into main.d fact.d
- Prefix ignores inclusion errors

#### First run

- Dependency files don't exist but make won't complain
- GCC generates them

```
$ ls *.d

$ make
CC main.o
CC fact.o
CC myfact
MD README.html
$ ls *.d
main.d fact.d
```

```
$ cat main.d
main.o: main.c fact.h
$ cat fact.d
fact.o: fact.c fact.h
```

#### Following runs

- Dependency files are included by the Makefile
- They are used to compose the generic rule for object generation

```
$ make
make: Nothing to be done for 'all'
$ touch fact.h
$ make
CC main.o
CC fact.o
CC myfact
```

## Final Makefile

```
targets := myfact README.html
objs := main.o fact.o
CC := qcc
CFLAGS := -Wall -Wextra -Werror -MMD
CFLAGS += -q
PANDOC := pandoc
ifneq ($(V),1)
Q = @
endif
all: $(targets)
# Dep tracking *must* be below the 'all' rule
deps := $(patsubst %.o, %.d, $(objs))
-include $(deps)
myfact: $(objs)
   @echo "CC $@"
   $(Q)$(CC) $(CFLAGS) -o $@ $^
%.o: %.c
   @echo "CC $@"
   $(Q)$(CC) $(CFLAGS) -c -o $@ $<
%.html: %.md
   @echo "MD $@"
   $(0)$(PANDOC) -o $@ $<
clean:
   @echo "clean"
   $(Q)rm -f $(targets) $(objs) $(deps)
                                                                                                   Makefile v3.0
```