1 Introduction to GPU Programming

The following tutorials assume that you have have setup CUDA.jl. Detailed installation instructions can be found here.

You may check if your CUDA.jl installation is functional using

using CUDA
CUDA.functional()

true

If CUDA.functional() returns false then the package is in a non-functional state and you should follow the documentation to get it working.

Also explained in the usage section of the CUDA.jl docs is an overview of CUDA.jl's functionality which can work at three distinct levels.

- Array Abstractions: With the help of the CuArray type we can use Base's array abstractions like broadcasting and mapreduce.
- Native Kernels: Write kernels which compiles to native GPU code directly from Julia.
- CUDA API wrappers: Call CUDA libraries directly from Julia for bleeding edge performance.

The purpose of these tutorials is to teach you effective GPU programming. The tutorials here complement other GPU programming resources such as the NVIDIA blogs, other online resources and formal textbooks. Using other resources in your study will complement these tutorials and is highly encouraged.

A GPU (graphical processing unit) is a device specially designed for graphics work. Graphical tasks are a good candidate for parallelization and GPU's exploit it by having a large number of less powerful processors instead of a single very powerful processor. In 2007 NVIDIA released CUDA (Compute Unified Device Architecture), a parallel programming platform (hardware and software stack) which alongside graphics also focusses scientific computation. Modern GPU's are commonly called GPGPU (general purpose GPU) which shows their importance in scientific computation alongside graphics.

Programs which execute on the GPU are vastly different due to its different architecture. There are new paradigms and algorithms to learn. Understanding how a GPU works is crucial to maximizing the performance of your application.

2 Parallelizing AXPY

Basic Linear Algebra Subroutines(BLAS) are subroutines for Linear Algebra operations. Linear algebra's importance in scientific computing makes BLAS essential to GPU computing. One of the most primitive BLAS operations is to add a scaled vector to another vector. Given two vectors (x and y) and a scalar (α) we add $\alpha \cdot x$ to y. In BLAS libraries this manifests as

the functions SAXPY, DAXPY and CAXPY. The difference between the three is that the data type of the vectors is Float32, Float64 and Complex{Float32} respectively. However in this example we call our subroutine axpy and let Julia take care of the types.

```
function axpy!(A, X, Y)
    for i in eachindex(Y)
        @inbounds Y[i] = A * X[i] + Y[i]
    end
end

N = 2^29
v1 = rand(Float32, N)
v2 = rand(Float32, N)
v2_copy = copy(v2) # maintain a copy of the original
    \alpha = rand()

axpy!(\alpha, v1, v2)
```

Alternatively, we can also use Julia's broadcasting syntax which allows us to write it in simpler and equally performant version.

```
v3 = copy(v2\_copy) \ v3 .+= \alpha * v1

@show v2 == v3
```

2.0.1 CPU multithreaded version

Consider parallelization with p processors. We can divide our arrays into p subarrays of equal size and assign a processor to each subarray. This can theoretically make our parallel version p times faster. We say "theoretically" because there is an overhead of starting threads and synchronizing them. Our hope in parallel computing is that the cost will get amortized with the speedup of parallelization but that may not be the case. Which is why measuring performance is extremely important. Nevertheless, the parallel version scales linearly w.r.t p which is really good, so much so that these types of problems are classified as "embarassingly parallel". In other cases when processors need to communicate and synchronize frquently the benefit does not scale linearly with the number of processors.

We can use Julia's inbuilt multithreading functionality to use multiple CPU threads which is documented(here). You need to ensure that Julia starts with the appropriate number of threads using the environment variable or startup option(-t NUMTHREADS), instructions for which are given in the docs.

A common theme in parallel computing is the concept of thread rank or id. Each thread has a unique id/rank which helps us identify them and map them to tasks easily.

```
using Base.Threads
println("Number of CPU threads = ", nthreads())
# pseudocode for parallel saxpy
function parallel_axpy!(A, X, Y)
   len = cld(length(X), nthreads())
```

```
# Launch threads = nthreads()
    Threads.@threads for i in 1:nthreads()
        # set id to thread rank/id
        tid = threadid()
        low = 1 + (tid - 1)*len
        high = min(length(X), len * tid) # The last segment might have lesser elements
than len
        # Broadcast syntax, views used to avoid copying
        view(Y, low:high) .+= A.*view(X, low:high)
    end
    return
end
v4 = copy(v2\_copy)
parallel_axpy!(\alpha, v1, v4)
@show v2 == v4
Number of CPU threads = 6
v2 == v4 = true
true
```

2.0.2 GPU version

Given below is the code for GPU

```
function gpu_axpy!(A, X, Y)
   # set tid to thread rank
   tid = (blockIdx().x - 1) * blockDim().x + threadIdx().x
   tid > length(Y) && return
   @inbounds Y[tid] = A*X[tid] + Y[tid]
   return
# Transfer array to GPU memory
gpu_v1 = CuArray(v1)
gpu_v2 = CuArray(v2_copy)
numthreads = 256
numblocks = cld(N, numthreads)
Oshow numthreads
@show numblocks
# Launch the gpu_axpy! on the GPU
@cuda threads=numthreads blocks=numblocks gpu_axpy!(\alpha, gpu_v1, gpu_v2)
# Copy back to RAM
v4 = Array(gpu_v2)
# Verify that the answers are the same
@show v2 == v4
```

```
numthreads = 256
numblocks = 2097152
v2 == v4 = true
true
```

Compared to the CPU code there are a number of differences which need to be addressed.

- 1) Thread Indexing The multithreaded CPU code used threadid() to get the current thread's rank whereas on the GPU the complicated expression tid = (blockIdx().x 1) * blockDim().x + threadIdx().x computed rank. Furthermore, we are using two distinct terms, blocks and threads.
- 2) SIMT architecture The multithreaded CPU code divided the array up into a handful of pieces equal to the number of processors. A modern CPU has a handful of cores(4 8), hence each thread still works on a relatively large array whereas the GPU processes one element per thread. While both demonstrate parallelism their scales differ vastly.

Flynn's taxonomy is a popular way to classify parallel computer architectures.

X	single data	multiple data
single instruction	SISD	SIMD
multiple instruction	MISD	MIMD

- SISD(single instruction single data) is the classical uniprocessor model. A single instruction stream executes and acts on a single data element at a time.
- SIMD(single instruction multiple data) incorporates a level of parallelism by having a single instruction stream acting on multiple data elements at a time. An example of this is vectorized CPU instructions which use large registers containing multiple data elements. Instructions that work with these large vector registers effectively work on multiple data elements in parallel with a single instruction utilizing special hardware.
- MISD (multiple instruction single data) is currently only a theoretical model and no commercial machine has been built which uses it.
- MIMD (multiple instruction multiple data) is able to manage multiple instruction streams and acts on multiple data elements at the same time. The CPU multithreading model belongs to it. Each processor can work independently using a different instruction stream acting on different data as required.

To describe CUDA's parallel model NVIDIA coined the term SIMT (single instruction multiple threads) as an extention to SIMD classification. Just like a SIMD vector packs a certain number of data elements in a wide register, a GPU packs a number of threads in a single warp. Currently NVIDIA packs 32 threads in a single warp and AMD cards pack 64 threads. For more details refer to NVIDIA's docs here.

3)Memory CPU's memory (RAM) and GPU memory are distinct and is called *host* (CPU) and *device* (GPU) memory respectively. In Julia we need to explicitly transfer memory to and from GPU memory. The reason for this is that copying memory is an expensive operation with high latency. GPU's use the PCIe lanes to transfer memory to and from RAM. Poor

usage of memory transfers is detrimental to performace and can easily negate all benefits of using a GPU.

Device code referencing CPU memory will result in errors. Host code referencing device memory is produces a warning.

```
julia> arr = CUDA.rand(10);
julia> arr[1]
Error: scalar getindex is disallowed
```

To disallow scalar operations altogether use the CUDA.allowscalar() function.

```
CUDA.allowscalar(false)
arr[1]
```

Error: scalar getindex is disallowed

To temporarily allow it in an experssion use the **@allowscalar** macro. However it is suggested that once your application executes correctly on the GPU, you should disallow scalar indexing and use GPU-friendly array operations instead. Functions accessing in a scalar fashion will negate the performance benefit of using a GPU.

```
CUDA.@allowscalar arr[1]
```

0.5310015f0

A GPU also has different types of memory such as global memory, texture memory, constant memory which will be discussed later. In general what we call *global memory* is the GPU's DRAM which can be accessed by all threads and is what will be used most often. Memory transfers between the host and device involve the GPUs global memory.

You can check your GPU's memory using CUDA.available_memory() and CUDA.total_memory() which will return the number of bytes.

```
@show CUDA.available_memory
@show CUDA.total_memory();

CUDA.available_memory = CUDA.available_memory
CUDA.total_memory() = 6370426880
```

4) Kernel When we used the @cuda macro, it compiled the gpu_saxpy! function for execution on the GPU. A GPU has it's own instruction set just like a CPU. The compiled function is called the kernel and is sent to the GPU for execution. Once sent we can either wait for the GPU to complete execution or work on something different while it is executing. This can be done using the blocking option.

Although CUDA's native instruction set is proprietary there are other ways to inspect code at various stages of compilation. The reflection page of the documentation should be consulted.

As an example consider PTX which resembles low level RISC-ISA like code. PTX is commonly used to inspect code and NVIDIA's PTX docs explains it well.

```
@device_code_ptx @cuda threads=numthreads blocks=numblocks gpu_axpy!(\alpha, gpu_v1, gpu_v2)
// PTX CompilerJob of kernel gpu_axpy!(Float64, CUDA.CuDeviceArray{Float32,
1,1}, CUDA.CuDeviceArray{Float32,1,1}) for sm_61
//
// Generated by LLVM NVPTX Back-End
//
.version 6.0
.target sm_61
.address_size 64
        // .globl
                        _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Float32Li1EL
i1EESO_IS1_Li1ELi1EE // -- Begin function _Z23julia_gpu_axpyNOT__53877Float
6413CuDeviceArrayI7Float32Li1ELi1EES0 IS1 Li1ELi1EE
.weak .global .align 8 .u64 exception_flag;
                                         // @_Z23julia_gpu_axpyNOT__53877Flo
at6413CuDeviceArrayI7Float32Li1ELi1EES0_IS1_Li1ELi1EE
.visible .entry _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Float32
Li1ELi1EESO_IS1_Li1ELi1EE(
        .param .f64 _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Float32Li1
ELi1EESO_IS1_Li1ELi1EE_param_0,
        .param .align 8 .b8 _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Fl
oat32Li1ELi1EES0_IS1_Li1ELi1EE_param_1[16],
        .param .align 8 .b8 _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Fl
oat32Li1ELi1EES0_IS1_Li1ELi1EE_param_2[16]
)
{
        .reg .pred
                        %p<2>;
                        %f<4>;
        .reg .f32
        .reg .b32
                        %r<5>;
        .reg .f64
                        %fd<5>;
        .reg .b64
                        %rd<15>;
// %bb.0:
                                         // %top
                        \verb| %rd5, _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Float32| \\
        mov.b64
Li1ELi1EESO_IS1_Li1ELi1EE_param_2;
                        %rd6, [%rd5];
        ld.param.u64
                        %r2, %ctaid.x;
        mov.u32
                        %r3, %ntid.x;
        mov.u32
                        %rd3, %r3, %r2;
        mul.wide.u32
        mov.u32
                        %r1, %tid.x;
                        %r4, %r1, 1;
        add.s32
        cvt.u64.u32
                       %rd7, %r4;
        add.s64
                       %rd8, %rd3, %rd7;
        setp.ge.s64
                       %p1, %rd6, %rd8;
        0%p1 bra
                        LBB0_2;
                        LBBO_1;
        bra.uni
LBB0 2:
                                         // %L46
```

%fd1, [_Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7F

ld.param.f64

```
loat32Li1ELi1EES0 IS1 Li1ELi1EE param 0];
        mov.b64
                        %rd4, _Z23julia_gpu_axpyNOT__53877Float6413CuDeviceArrayI7Float32
Li1ELi1EESO_IS1_Li1ELi1EE_param_1;
                        %rd1, [%rd5+8];
        ld.param.u64
        ld.param.u64
                        %rd2, [%rd4+8];
        cvt.u64.u32
                        %rd9, %r1;
        add.s64
                        %rd10, %rd3, %rd9;
                        %rd11, %rd10, 2;
        shl.b64
        add.s64
                        %rd12, %rd11, -4;
        add.s64
                        %rd13, %rd2, %rd12;
                        %f1, [%rd13+4];
        ld.global.f32
        cvt.f64.f32
                        %fd2, %f1;
        add.s64
                        %rd14, %rd1, %rd12;
        ld.global.f32
                        %f2, [%rd14+4];
                        %fd3, %f2;
        cvt.f64.f32
                        %fd4, %fd2, %fd1, %fd3;
        fma.rn.f64
        cvt.rn.f32.f64
                        %f3, %fd4;
        st.global.f32
                         [%rd14+4], %f3;
LBB0_1:
                                         // %L31
        ret;
                                         // -- End function
}
```

2.0.3 Measuring Time

Since the primary inspiration for parallel programming is performance it is important to measure the time. When we launch a CUDA kernel using @cuda after the kernel is launched control is immediately returned back to the CPU. The CPU can continue executing other code until it's forced to synchronize with the GPU. Certain events like memory transfers and kernel launches can force synchronization. While measuring time and benchmarking we need to force synchronization otherwise we are measuring the time to launch kernels rather than the time it took to execute on the GPU.

Two simple ways to force synchronization are to use the CUDA. @sync ex where the CPU is blocked until ex finishes execution. The other is to use CUDA. @time which synchronizes before and after ex. Using CUDA. @sync is advisable when using a benchmarking package like BenchmarkTools.jl.

Another way is to use CUDA Events which can be used in scenarios where a number of events and their statistics are to be collected.

Finally, having a look at NVIDIA's benchmarking tools like Nsight Systems and Nsight Compute can be very helpful in understanding an applications timeline and individual kernel performance. Both of these will be discussed in future tutorials.

```
Otime axpy!(\alpha, v1, v2)
Otime parallel_axpy!(\alpha, v1, v2)
Otime Ocuda threads=numthreads blocks=numblocks gpu_axpy!(\alpha, gpu_v1, gpu_v2)
sleep(0.1) # complete for previous function to finish
Otime CUDA.Osync Ocuda threads=numthreads blocks=numblocks gpu_axpy!(\alpha, gpu_v1, gpu_v2)
CUDA.Otime Ocuda threads=numthreads blocks=numblocks gpu_axpy!(\alpha, gpu_v1, gpu_v2)
# TODO: Add a scatter plot of time vs array size and link to code snippet
```

0.242588 seconds

```
0.230278 seconds (34 allocations: 4.562 KiB)
0.000045 seconds (43 allocations: 1.625 KiB)
0.045299 seconds (54 allocations: 1.812 KiB)
0.045010 seconds (54 CPU allocations: 1.812 KiB)
```

Notice how the time with @time @cuda is much lesser than the @time CUDA.@sync and CUDA.@time counterparts.

3 GPU Architecture

A GPU is made up of an array of *Streaming Multi-Processors*(SM) connected to *Global Memory*. Each streaming multiprocessor consists of warp schedulers, a register file and functional units like single/double precision ALU, Load-Store units, etc to execute multiple warps concurrently. Effectively hundreds of threads can be executed concurrently on a single SM. Performance of a GPU scales with the number of SM's it has.

```
//TODO: Diagram
```

When a kernel is launched on a GPU we also specify a grid configuration using the blocks and threads arguments. A grid is composed of "thread blocks" which is a logical collection of threads. The blocks argument defines the block configuration for the grid and the threads argument defines the thread configuration for the thread block.

The GPU schedules each thread block to any available SM with sufficient resources. Blocks can be processed in **any** order by the GPU. Multiple thread blocks may execute on a single SM if sufficient resources are available. As thread blocks complete execution other thread blocks take their place.

Each thread block contains a *cooperative thread array*(CTA) which is specified by the threads argument. Threads which belong to the same CTA can easily communicate and coordinate with each other because they belong to the same SM. They also have access to a shared memory which is much faster than global memory. The maximum size of a CTA is currently 1024 on NVIDIA hardware.

A small summary of some of the new terms we came across.

- thread warp: A set of threads with a fixed size(32). Instructions in a warp are executed together.
- thread block: A logical collection of threads which can communicate and coordinate easily.
- grid: A logical collection of thread blocks.