


# Computer Architecture Report

**Done By Omar Elmahy**  
**ID: 210237**

Module Leader: Prof. Mervat Mohamed  
Teacher Assistant: Eng. Zahraa Ismail



## Table of Contents

Cover Page .....	1
Table of Contents .....	2
Table of Figures .....	2
Introduction .....	3
Theoretical Background .....	4
Tests and evaluations .....	5
Findings .....	12
Conclusion and Recommendation .....	13

## Table of Figures

Figure 1 .....	5
Figure 2 .....	6
Figure 3 .....	7
Figure 4 .....	7
Figure 5 .....	8
Figure 6 .....	8
Figure 7 .....	9
Figure 8 .....	9
Figure 9 .....	10
Figure 10: Diagram .....	11

## Introduction

Elma7eCPU represents a personal endeavor in CPU design, conceived with the aim of exploring the intricacies of Computer Architecture within the context of electrical engineering. This project serves as a comprehensive exploration of the fundamental principles underlying the construction and operation of a central processing unit (CPU).

At its core, this project seeks to provide a holistic understanding of CPU architecture, offering students an immersive experience in the conceptualization, design, and implementation of a fully functional CPU. By embarking on this journey, students are equipped with valuable insights into the inner workings of computing systems, preparing them for future challenges in the field of digital design and engineering.

The primary objective of the elma7eCPU project is to facilitate hands-on learning in CPU design through the utilization of VHDL (VHSIC Hardware Description Language). Through the creation of essential CPU components such as the Arithmetic Logic Unit (ALU), instruction memory, program counter, and register file. Students are tasked with translating theoretical concepts into tangible hardware descriptions.

Moreover, elma7eCPU serves as a practical platform for students to apply theoretical knowledge acquired in lectures on computer architecture. By engaging in the design and simulation of a CPU, students deepen their understanding of critical concepts including instruction fetching, decoding, execution, and memory management.

Throughout the development process, students encounter challenges inherent in translating abstract architectural principles into functional hardware descriptions. This journey fosters the development of essential skills such as critical thinking, problem-solving, and attention to detail, all of which are essential in the field of digital system design.

Ultimately, the elma7eCPU project transcends its role as a mere academic exercise; it represents a journey of exploration and discovery. It empowers students to unravel the mysteries of CPU architecture, laying a solid foundation for their future endeavors in the dynamic realm of digital design and computer engineering.

## Theoretical Background

The elma7eCPU project is grounded in the theoretical underpinnings of computer architecture, a field that explores the design principles and organization of digital computing systems. At its core, computer architecture encompasses the structure and behavior of various components within a computer system, with a particular focus on the central processing unit (CPU).

### 1. CPU Architecture:

The CPU serves as the brain of a computer, responsible for executing instructions and performing computations. It comprises several key components, including the Arithmetic Logic Unit (ALU), control unit, registers, and various interconnection pathways.

### 2. VHDL (VHSIC Hardware Description Language):

VHDL is a hardware description language used for modeling and simulating digital systems. It provides a means to describe the behavior and structure of digital circuits, making it an ideal tool for CPU design and implementation.

### 3. ALU Operations:

The ALU is a critical component of the CPU responsible for performing arithmetic and logic operations on data. Common operations include addition, subtraction, logical AND, and incrementing.

### 4. Register File:

Registers are small, high-speed memory units within the CPU used for storing temporary data and operands during instruction execution. The register file is a collection of registers accessible to the CPU for data storage and manipulation.

### 5. Program Counter (PC):

The program counter is a special register that keeps track of the memory address of the next instruction to be fetched and executed by the CPU. It is incremented after each instruction execution to point to the next sequential instruction.

### 6. Instruction Memory:

Instruction memory stores the program instructions to be executed by the CPU. It provides the CPU with the necessary instructions based on the current value of the program counter.

## Tests and evaluations

The code that was tested in this project is split into 6 different code segments:

### 1. CPU:

```
1  -- CPU (elma7eCPU) Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4  entity elma7eCPU is -- Declaration of the CPU entity
5  port (
6      clk : in STD_LOGIC; -- Clock input
7      value : out STD_LOGIC_VECTOR (7 downto 0) -- Output value
8  );
9  end elma7eCPU;
10
11 architecture behavioral of elma7eCPU is -- Architecture for the CPU entity
12     -- Component Declarations
13     COMPONENT ALU -- Declaration of the ALU component
14     PORT (
15         OP : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- ALU operation input
16         rIn : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- First input operand
17         rIn2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- Second input operand
18         rOut : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- Result output
19     );
20     -END COMPONENT;
21
22     COMPONENT instruct -- Declaration of the instruction memory component
23     PORT (
24         instr_addr : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- Instruction address input
25         OP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); -- Operation code output
26         rOut_addr : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); -- Output register address output
27         rIn_addr : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); -- First input register address output
28         rIn2_addr : OUT STD_LOGIC_VECTOR(1 DOWNTO 0) -- Second input register address output
29     );
30     -END COMPONENT;
31
32     COMPONENT PC -- Declaration of the program counter component
33     PORT (
34         clk : IN STD_LOGIC; -- Clock input
35         next_instr: OUT STD_LOGIC_VECTOR(2 DOWNTO 0) -- Next instruction address output
36     );
37     -END COMPONENT;
38
39     COMPONENT reg_file -- Declaration of the register file component
40     PORT (
41         clk : IN STD_LOGIC; -- Clock input
42         rOut_addr : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- Output register address input
43         rIn_addr : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- First input register address input
44         rIn2_addr: IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- Second input register address input
45         wr_data : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- Write data input
46         rIn : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); -- First input register output
47         rIn2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- Second input register output
48     );
```

Figure 1

## The rest of the CPU CODE:

```

49  --END COMPONENT;
50
51  -- Signal Declarations
52  SIGNAL WIRE_0: STD_LOGIC_VECTOR (1 DOWNTO 0); -- Signal for ALU operation
53  SIGNAL WIRE_1 : STD_LOGIC_VECTOR (7 DOWNTO 0); -- Signal for first input operand
54  SIGNAL WIRE_2: STD_LOGIC_VECTOR( 7 DOWNTO 0); -- Signal for second input operand
55  SIGNAL WIRE_3 : STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for ALU operation output
56  SIGNAL WIRE_4 : STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for first input register address
57  SIGNAL WIRE_5 : STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for second input register address
58  SIGNAL WIRE_6 : STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for output register address
59  SIGNAL WIRE_7 : STD_LOGIC_VECTOR (2 DOWNTO 0); -- Signal for instruction address
60  SIGNAL WIRE_8: STD_LOGIC_VECTOR (7 DOWNTO 0); -- Signal for result output
61
62  BEGIN
63  value <= WIRE_8; -- Assigning result output to value output port
64
65  -- Instantiation of Components
66  arithmetic_logic_unit : ALU
67  PORT MAP ( OP => WIRE_0, -- Connecting ALU operation input
68             rIn => WIRE_1, -- Connecting first input operand
69             rIn2 => WIRE_2, -- Connecting second input operand
70             rOut => WIRE_8 -- Connecting result output
71           );
72
73  instruct_memory : instruct
74  PORT MAP ( instr_addr => WIRE_7, -- Connecting instruction address input
75             OP => WIRE_3, -- Connecting operation code output
76             rIn_addr => WIRE_4, -- Connecting first input register address output
77             rIn2_addr => WIRE_5, -- Connecting second input register address output
78             rOut_addr => WIRE_6 -- Connecting output register address output
79           );
80
81  program_counter : PC
82  PORT MAP( clk => clk, -- Connecting clock input
83            next_instr => WIRE_7 -- Connecting next instruction address output
84          );
85
86  reg_file_map : reg_file
87  PORT MAP( clk => clk, -- Connecting clock input
88            rIn_addr => WIRE_4, -- Connecting first input register address input
89            rIn2_addr => WIRE_5, -- Connecting second input register address input
90            rOut_addr => WIRE_6, -- Connecting output register address input
91            wr_data => WIRE_8, -- Connecting write data input
92            rIn => WIRE_1, -- Connecting first input register output
93            rIn2 => WIRE_2 -- Connecting second input register output
94          );
95
96  END behavioral;

```

Figure 2

## Program Counter (PC):

```
1  -- Program Counter (PC) Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4  use IEEE.NUMERIC_STD.ALL; -- for the signed and unsigned
5
6  entity PC is -- Declaration of the PC entity
7  port (
8      clk : in STD_LOGIC; -- Clock input
9      next_instr : out STD_LOGIC_VECTOR(2 downto 0) -- Next instruction address output
10 );
11 end PC;
12
13 architecture behavioral of PC is -- Architecture for the PC entity
14     signal current_signal : STD_LOGIC_VECTOR(2 downto 0) := "000"; -- Signal for current instruction address, initialized to 0
15
16 begin
17     process (clk) -- Process for clock signal
18     begin
19         if falling_edge(clk) then -- Check for falling edge of clock signal
20             current_signal <= std_logic_vector(unsigned(current_signal) + to_unsigned(1, 3)); -- Increment current instruction address
21         end if;
22     end process;
23     next_instr <= current_signal; -- Assign current instruction address to next instruction address output
24 end behavioral;
```

Figure 3

## Memory Instruction:

```
1  -- Instruction Memory (instruct) Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity instruct is -- Declaration of the instruct entity
7  port (
8      instr_addr : in STD_LOGIC_VECTOR(2 downto 0); -- Instruction address input
9      OP : out STD_LOGIC_VECTOR(1 downto 0); -- Operation code output
10     rIn_addr : out STD_LOGIC_VECTOR(1 downto 0); -- First input register address output
11     rIn2_addr : out STD_LOGIC_VECTOR(1 downto 0); -- Second input register address output
12     rOut_addr : out STD_LOGIC_VECTOR(1 downto 0) -- Output register address output
13 );
14 end instruct;
15
16 architecture behavioral of instruct is -- Architecture for the instruct entity
17     type instruct_set is array (0 to 7) of STD_LOGIC_VECTOR(7 downto 0); -- Type declaration for instruction set
18     constant instr : instruct_set := ( -- Constant array representing instructions
19         "01000010", -- Instruction 000
20         "11010101", -- Instruction 001
21         "11101011", -- Instruction 010
22         "01000111", -- Instruction 011
23         "10101100", -- Instruction 100
24         "00000000", -- Instruction 101
25         "00000000", -- Instruction 110
26         "00000000" -- Instruction 111
27     );
28 begin
29     -- Assigning outputs based on instruction address
30     OP <= instr(to_integer(unsigned(instr_addr))) (7 downto 6); -- Extracting operation code from instruction
31     rIn_addr <= instr(to_integer(unsigned(instr_addr))) (5 downto 4); -- Extracting first input register address from instruction
32     rIn2_addr <= instr(to_integer(unsigned(instr_addr))) (3 downto 2); -- Extracting second input register address from instruction
33     rOut_addr <= instr(to_integer(unsigned(instr_addr))) (1 downto 0); -- Extracting output register address from instruction
34 end behavioral;
```

Figure 4

## Register File:

```
1  -- Register File (reg_file) Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity reg_file is -- Declaration of the reg_file entity
7  port (
8      clk : in STD_LOGIC; -- Clock input
9      rIn_addr : in STD_LOGIC_VECTOR(1 downto 0); -- Output register address input
10     rIn2_addr : in STD_LOGIC_VECTOR(1 downto 0); -- Second input register address input
11     rOut_addr : in STD_LOGIC_VECTOR(1 downto 0); -- Output register address input
12     wr_data : in STD_LOGIC_VECTOR(7 downto 0); -- Write data input
13     rIn : out STD_LOGIC_VECTOR(7 downto 0); -- First input register output
14     rIn2 : out STD_LOGIC_VECTOR(7 downto 0) -- Second input register output
15 );
16 end reg_file;
17
18 architecture behavioral of reg_file is -- Architecture for the reg_file entity
19     type registerfile is array (0 to 3) of std_logic_vector(7 downto 0); -- Type declaration for register file
20     signal reg : registerfile := ( -- Signal declaration for register file, initialized with default values
21         "11000010", -- Register 00
22         "11010101", -- Register 01
23         "11101011", -- Register 10
24         "01000111" -- Register 11
25     );
26 begin
27     process (clk) -- Process for clock signal
28     begin
29         if falling_edge(clk) then -- Check for falling edge of clock signal
30             reg(to_integer(unsigned(rOut_addr))) <= wr_data; -- Write data to specified register on falling edge
31         end if;
32     end process;
33
34     -- Output signals assigned based on register addresses
35     rIn <= reg(to_integer(unsigned(rIn_addr))); -- Assign first input register output based on address
36     rIn2 <= reg(to_integer(unsigned(rIn2_addr))); -- Assign second input register output based on address
37 end behavioral;
```

Figure 5

## ALU:

```
1  -- Arithmetic Logic Unit (ALU) Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4  use IEEE.NUMERIC_STD.ALL;
5
6  entity ALU is -- Declaration of the ALU entity
7  port (
8      OP : in STD_LOGIC_VECTOR(1 downto 0); -- Operation input
9      rIn : in STD_LOGIC_VECTOR(7 downto 0); -- First input operand
10     rIn2 : in STD_LOGIC_VECTOR(7 downto 0); -- Second input operand
11     rOut : out STD_LOGIC_VECTOR(7 downto 0) -- Result output
12 );
13 end ALU;
14
15 architecture behavioral of ALU is -- Architecture for the ALU entity
16     signal result : std_logic_vector(7 downto 0); -- Signal for result output
17 begin
18     process(OP, rIn, rIn2) -- Process sensitive to operation code and input operands
19     begin
20         if (OP = "00") then -- Addition operation
21             result <= std_logic_vector(unsigned(rIn) + unsigned(rIn2)); -- Perform addition
22         elsif (OP = "01") then -- Subtraction operation
23             result <= std_logic_vector(unsigned(rIn) - unsigned(rIn2)); -- Perform subtraction
24         elsif (OP = "10") then -- Logical AND operation
25             result <= rIn and rIn2; -- Perform logical AND
26         elsif (OP = "11") then -- Increment operation
27             result <= std_logic_vector(unsigned(rIn) + to_unsigned(1, 7)); -- Perform increment
28         else -- Default case
29             result <= std_logic_vector(unsigned(rIn) + unsigned(rIn2)); -- Default to addition
30         end if;
31     end process;
32
33     rOut <= result; -- Assign result to output port
34 end behavioral;
```

Figure 6




## TestBench:

```
1  -- Testbench Entity Declaration
2  library IEEE; -- Standard VHDL library
3  use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
4
5  ENTITY elma7eCPU_test IS -- Declaration of the testbench entity
6  END elma7eCPU_test;
7
8  ARCHITECTURE behavior OF elma7eCPU_test IS -- Architecture for the testbench entity
9
10     -- Component Declaration for the CPU under test
11     COMPONENT elma7eCPU
12     PORT (
13         clk : IN std_logic; -- Clock input for the CPU
14         value : OUT std_logic_vector(7 downto 0) -- Output value from the CPU
15     );
16     END COMPONENT;
17
18     -- Signal Declarations
19     signal clk: std_logic := '0'; -- Clock signal initialized to 0
20     signal value : std_logic_vector(7 downto 0); -- Signal to capture output value from the CPU
21
22     -- Constant for clock period
23     constant clk_period : time := 10 ns; -- Clock period set to 10 ns
24
25     BEGIN
26
27         uut: elma7eCPU PORT MAP (clk => clk, value => value); -- Instantiate the CPU under test
28
29         -- Clock process
30         clk_process : process
31         begin
32             clk <= '0'; -- Set clock to 0
33             wait for clk_period/2; -- Wait for half clock period
34             clk <= '1'; -- Set clock to 1
35             wait for clk_period/2; -- Wait for half clock period
36         end process clk_process;
37
38         -- Stimulus process
39         stim_proc: process
40         begin
41             wait for 100 ns ; -- Wait for initial stabilization
42             wait for clk_period*10; -- Wait for 10 clock periods
43             wait; -- Wait indefinitely
44         end process stim_proc;
45
46     END behavior;
```

Figure 7

## Successful compiling of the code:



```
Transcript
# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Elma7eCPU
# Compile of CPU.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory Instruction.vhd was successful.
# Compile of Register File.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of TestBench.vhd was successful.
# 6 compiles, 0 failed with no errors.

ModelSim>
```

Project : Elma7eCPU

Figure 8

Wave output:




Figure 9

The waveform output provides a visual representation of the simulation results, showing the behavior of signals over time

Circuit Diagram:




Figure 10: Diagram

## Findings

After simulating the testbench and analyzing the waveform output, several key findings emerged regarding the behavior of the elma7eCPU design.

Firstly, the clock signal exhibited the expected behavior, transitioning between logic low (0) and logic high (1) states at regular intervals determined by the specified clock period. This rhythmic pulsing of the clock signal regulates the timing of the entire system, orchestrating the execution of instructions and the flow of data within the CPU.

Next, the output value from the CPU, represented by the signal "value," demonstrated varying patterns over time. These patterns corresponded to the computations and operations performed by the CPU in response to the clock signal and input stimuli. By observing the changes in the output value signal, it was possible to infer the execution of instructions and the manipulation of data within the CPU.

Furthermore, the behavior of internal signals within the CPU, such as those representing the operation code, register addresses, and data operands, revealed intricate interactions between different components of the CPU architecture. These signals facilitated the flow of control and data within the CPU, enabling the execution of instructions and the processing of data according to the specified logic and algorithms.

Additionally, the waveform output provided insights into the timing relationships between different signals within the CPU. By analyzing the relative timing of signals such as the clock, input stimuli, and internal CPU signals, it was possible to assess the synchronization and coordination of operations within the CPU, ensuring proper functioning and reliable execution of instructions.

Overall, the simulation of the testbench and analysis of the waveform output yielded valuable insights into the operation and behavior of the elma7eCPU design. These findings contribute to a deeper understanding of CPU architecture and digital system design, paving the way for further refinement and optimization of the CPU design in future iterations.

## Conclusion and Recommendation

In this project, the simulation of the elma7eCPU design provided valuable insights into the intricacies of CPU architecture and digital system design. By analyzing the waveform output, we gained a comprehensive understanding of the behavior and operation of the CPU under various conditions. The rhythmic pulsing of the clock signal-regulated the timing of the entire system, orchestrating the execution of instructions and the flow of data within the CPU. Furthermore, the behavior of internal signals within the CPU revealed intricate interactions between different components, facilitating the execution of instructions and the processing of data according to the specified logic and algorithms.

The findings from the simulation underscore the importance of meticulous design and thorough testing in the development of CPU architectures. By leveraging tools such as VHDL and simulation environments, engineers can iteratively refine and optimize CPU designs, ensuring robust performance and reliability in real-world applications.

### Recommendations for Improvement:

1. **Optimize Clock Frequency:** Evaluate the possibility of increasing the clock frequency to enhance the CPU's processing speed, while ensuring that all components can operate reliably at the higher frequency.
2. **Implement Pipelining:** Introduce pipelining techniques to improve instruction throughput and maximize CPU utilization. Pipelining can help reduce the overall latency of instruction execution and increase the efficiency of the CPU.
3. **Enhance Instruction Set:** Expand the instruction set to include a broader range of operations and functionalities, catering to diverse computing requirements and enhancing the versatility of the CPU.
4. **Implement Caching Mechanisms:** Integrate caching mechanisms such as instruction and data caches to reduce memory access latency and improve overall system performance. Caches can help mitigate the impact of memory latency on CPU execution time.
5. **Optimize ALU Operations:** Fine-tune the Arithmetic Logic Unit (ALU) operations to minimize resource utilization and improve computational efficiency. By optimizing ALU operations, the CPU can perform arithmetic and logic operations more quickly and effectively.

By implementing these recommendations, the elma7eCPU design can be further refined and optimized to meet the demands of modern computing environments. These enhancements will contribute to the development of a high-performance CPU architecture capable of powering a wide range of applications and computing tasks.