

Computer Architecture Report

Done By Omar Elmahy ID: 210237

Module Leader: Prof. Mervat Mohamed Teacher Assistant: Eng. Zahraa Ismail





Table of Contents

| Cover Page | 1 |
|-------------------------------|----|
| Table of Contents | 2 |
| Table of Figures | 2 |
| Introduction | 3 |
| Theoretical Background | 4 |
| Tests and evaluations | 5 |
| Findings | 12 |
| Conclusion and Recommendation | 13 |
| | |
| | |
| Table of Figures | |
| Figure 1 | 5 |
| Figure 2 | |
| Figure 3 | 7 |
| Figure 4 | 7 |
| Figure 5 | 8 |
| Figure 6 | 8 |
| Figure 7 | 9 |
| Figure 8 | 9 |
| Figure 9 | 10 |
| Figure 10: Diagram | 11 |

Introduction

Elma7eCPU represents a personal endeavor in CPU design, conceived with the aim of exploring the intricacies of Computer Architecture within the context of electrical engineering. This project serves as a comprehensive exploration of the fundamental principles underlying the construction and operation of a central processing unit (CPU).

At its core, this project seeks to provide a holistic understanding of CPU architecture, offering students an immersive experience in the conceptualization, design, and implementation of a fully functional CPU. By embarking on this journey, students are equipped with valuable insights into the inner workings of computing systems, preparing them for future challenges in the field of digital design and engineering.

The primary objective of the elma7eCPU project is to facilitate hands-on learning in CPU design through the utilization of VHDL (VHSIC Hardware Description Language). Through the creation of essential CPU components such as the Arithmetic Logic Unit (ALU), instruction memory, program counter, and register file. Students are tasked with translating theoretical concepts into tangible hardware descriptions.

Moreover, elma7eCPU serves as a practical platform for students to apply theoretical knowledge acquired in lectures on computer architecture. By engaging in the design and simulation of a CPU, students deepen their understanding of critical concepts including instruction fetching, decoding, execution, and memory management.

Throughout the development process, students encounter challenges inherent in translating abstract architectural principles into functional hardware descriptions. This journey fosters the development of essential skills such as critical thinking, problemsolving, and attention to detail, all of which are essential in the field of digital system design.

Ultimately, the elma7eCPU project transcends its role as a mere academic exercise; it represents a journey of exploration and discovery. It empowers students to unravel the mysteries of CPU architecture, laying a solid foundation for their future endeavors in the dynamic realm of digital design and computer engineering.

Theoretical Background

The elma7eCPU project is grounded in the theoretical underpinnings of computer architecture, a field that explores the design principles and organization of digital computing systems. At its core, computer architecture encompasses the structure and behavior of various components within a computer system, with a particular focus on the central processing unit (CPU).

1. CPU Architecture:

The CPU serves as the brain of a computer, responsible for executing instructions and performing computations. It comprises several key components, including the Arithmetic Logic Unit (ALU), control unit, registers, and various interconnection pathways.

2. VHDL (VHSIC Hardware Description Language):

VHDL is a hardware description language used for modeling and simulating digital systems. It provides a means to describe the behavior and structure of digital circuits, making it an ideal tool for CPU design and implementation.

ALU Operations:

The ALU is a critical component of the CPU responsible for performing arithmetic and logic operations on data. Common operations include addition, subtraction, logical AND, and incrementing.

4. Register File:

Registers are small, high-speed memory units within the CPU used for storing temporary data and operands during instruction execution. The register file is a collection of registers accessible to the CPU for data storage and manipulation.

5. Program Counter (PC):

The program counter is a special register that keeps track of the memory address of the next instruction to be fetched and executed by the CPU. It is incremented after each instruction execution to point to the next sequential instruction.

6. Instruction Memory:

Instruction memory stores the program instructions to be executed by the CPU. It provides the CPU with the necessary instructions based on the current value of the program counter.

Tests and evaluations

The code that was tested in this project is split into 6 different code segments:

1. CPU:

```
-- CPU (elma7eCPU) Entity Declaration
      library IEEE; -- Standard VHDL library
      use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
     entity elma7eCPU is -- Declaration of the CPU entity
 5
      port (
             clk : in STD_LOGIC; -- Clock input
             value : out STD_LOGIC_VECTOR (7 downto 0) -- Output value
             );
 9
      end elma7eCPU:
     □architecture behavioral of elma7eCPU is -- Architecture for the CPU entity
       -- Component Declarations
     COMPONENT ALU -- Declaration of the ALU component
      PORT (
14
15
                OP : IN STD LOGIC VECTOR (1 DOWNTO 0); -- ALU operation input
                rIn : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- First input operand rIn2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- Second input operand
18
                rOut : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- Result output
19
      END COMPONENT;
     COMPONENT instruct -- Declaration of the instruction memory component
       PORT (
                instr_addr : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- Instruction address input
24
                OP : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
                                                                  -- Operation code output
26
                rOut addr : OUT STD LOGIC VECTOR (1 DOWNTO 0); -- Output register address output
                rIn_addr : OUT STD_LOGIC_VECTOR(1 DOWNTO 0); -- First input register address output rIn2_addr : OUT STD_LOGIC_VECTOR(1 DOWNTO 0) -- Second input register address output
27
29
30
      END COMPONENT;
     COMPONENT PC -- Declaration of the program counter component
34
                clk : IN STD LOGIC; -- Clock input
               next_instr: OUT STD_LOGIC_VECTOR(2 DOWNTO 0) -- Next instruction address output
      END COMPONENT;
37
     COMPONENT reg_file -- Declaration of the register file component
39
40
                clk : IN STD LOGIC; -- Clock input
41
                rOut_addr : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- Output register address input
42
                rIn_addr : IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- First input register address input
43
                rIn2_addr: IN STD_LOGIC_VECTOR(1 DOWNTO 0); -- Second input register address input
44
                wr_data : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- Write data input
45
                rIn : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); -- First input register output
46
47
                rIn2 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- Second input register output
```

Figure 1

The rest of the CPU CODE:

```
END COMPONENT:
50
51
       -- Signal Declarations
52
      SIGNAL WIRE_0: STD_LOGIC_VECTOR (1 DOWNTO 0); -- Signal for ALU operation
      SIGNAL WIRE_1 : STD_LOGIC_VECTOR (7 DOWNTO 0); -- Signal for first input operand
53
      SIGNAL WIRE_2: STD_LOGIC_VECTOR( 7 DOWNTO 0); -- Signal for second input operand
54
55
      SIGNAL WIRE 3 : STD LOGIC VECTOR ( 1 DOWNTO 0); -- Signal for ALU operation output
      SIGNAL WIRE 4: STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for first input register address
SIGNAL WIRE 5: STD_LOGIC_VECTOR( 1 DOWNTO 0); -- Signal for second input register address
56
57
      SIGNAL WIRE 6 : STD LOGIC VECTOR( 1 DOWNTO 0); -- Signal for output register address
58
      SIGNAL WIRE_7 : STD_LOGIC_VECTOR (2 DOWNTO 0); -- Signal for instruction address
59
60
      SIGNAL WIRE 8: STD LOGIC VECTOR (7 DOWNTO 0); -- Signal for result output
61
62
63
      value <= WIRE 8: -- Assigning result output to value output port
64
65
       -- Instantiation of Components
66
      arithmetic_logic_unit : ALU
67
      PORT MAP ( OP => WIRE_0, -- Connecting ALU operation input
68
                 rIn => WIRE_1, -- Connecting first input operand
                  rIn2 => WIRE_2, -- Connecting second input operand
69
70
                 rOut => WIRE 8 -- Connecting result output
71
                ):
72
73
74
      instruct_memory : instruct
      PORT MAP ( instr addr => WIRE 7, -- Connecting instruction address input
75
                 OP => WIRE 3, -- Connecting operation code output
76
                  rIn_addr => WIRE_4, -- Connecting first input register address output
77
                  rIn2_addr => WIRE_5, -- Connecting second input register address output
78
                 rOut_addr => WIRE_6 -- Connecting output register address output
79
                );
80
81
      program_counter : PC
82
     PORT MAP(clk => clk, -- Connecting clock input
83
              next_instr => WIRE_7 -- Connecting next instruction address output
84
85
86
      reg_file_map : reg_file
     PORT MAP ( clk => clk, -- Connecting clock input
87
88
                rIn_addr => WIRE_4, -- Connecting first input register address input
89
                 rIn2_addr => WIRE_5, -- Connecting second input register address input
                rOut_addr => WIRE_6, -- Connecting output register address input
wr_data => WIRE_8, -- Connecting write data input
90
91
                rIn => WIRE_1, -- Connecting first input register output
92
                rIn2 => WIRE_2 -- Connecting second input register output
93
94
95
96
      -END behavioral;
```

Figure 2

Program Counter (PC):

Figure 3

Memory Instruction:

Figure 4

Register File:

```
-- Register File (reg_file) Entity Declaration library IEEE; -- Standard VHDL library use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
            use IEEE.NUMERIC STD.ALL;
           entity reg_file is -- Declaration of the reg_file entity
                            clk : in STD LOGIC; -- Clock input
                             clk: in STD_LOGIC; -- Clock input
rIn addr: in STD_LOGIC_VECTOR(1 downto 0); -- Output register address input
rIn2_addr: in STD_LOGIC_VECTOR(1 downto 0); -- Second input register address input
rOut_addr: in STD_LOGIC_VECTOR(1 downto 0); -- Output register address input
wr_data: in STD_LOGIC_VECTOR(7 downto 0); -- Write data input
rIn: out STD_LOGIC_VECTOR(7 downto 0); -- First input register output
rIn2: out STD_LOGIC_VECTOR(7 downto 0); -- Second input register output
13
14
15
16
17
            end reg_file;
            architecture behavioral of reg_file is -- Architecture for the reg_file entity
type registerfile is array (0 to 3) of std_logic_vector(7 downto 0); -- Type declaration for register file
signal reg : registerfile := ( -- Signal declaration for register file, initialized with default values
18
19
                             "11000010", -- Register 00
"11010101", -- Register 01
"11101011", -- Register 10
"01000111" -- Register 11
21
22
23
24
25
                     );
26
27
28
           begin
                     process (clk) -- Process for clock signal
                     begin
                             if falling_edge(clk) then -- Check for falling edge of clock signal
    reg(to_integer(unsigned(rOut_addr))) <= wr_data; -- Write data to specified register on falling edge</pre>
                               end if:
                     end process;
34
35
                         - Output signals assigned based on register addresses
                     output signats assigned based on register databases
rIn <= reg(to_integer(unsigned(rIn_addr))); -- Assign first input register output based on address
rIn2 <= reg(to_integer(unsigned(rIn2_addr))); -- Assign second input register output based on address
              end behavioral:
```

Figure 5

ALU:

```
-- Arithmetic Logic Unit (ALU) Entity Declaration
      library IEEE; -- Standard VHDL library
      use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
      use IEEE.NUMERIC STD.ALL;
 5
     entity ALU is -- Declaration of the ALU entity
          port (
 8
               OP : in STD LOGIC VECTOR (1 downto 0); -- Operation input
               OP: in STD_LOGIC_VECTOR(1 downto 0); -- operation input
rIn: in STD_LOGIC_VECTOR(7 downto 0); -- First input operand
rIn2: in STD_LOGIC_VECTOR(7 downto 0); -- Second input operand
rOut: out STD_LOGIC_VECTOR(7 downto 0) -- Result output
 9
     end ALU:
14
15
     architecture behavioral of ALU is -- Architecture for the ALU entity
16
          signal result : std logic vector (7 downto 0); -- Signal for result output
17
18
          process (OP, rIn, rIn2) -- Process sensitive to operation code and input operands
19
          begin
20
               if (OP = "00") then -- Addition operation
21
                   result <= std_logic_vector(unsigned(rIn) + unsigned(rIn2)); -- Perform addition</pre>
               elsif (OP = "01") then -- Subtraction operation
23
                   result <= std_logic_vector(unsigned(rIn) - unsigned(rIn2)); -- Perform subtraction</pre>
24
               elsif (OP = "10") then -- Logical AND operation
                   result <= rIn and rIn2; -- Perform logical AND
26
               elsif (OP = "11") then -- Increment operation
27
                   result <= std_logic_vector(unsigned(rIn) + to_unsigned(1, 7)); -- Perform increment</pre>
               else -- Default case
29
                   result <= std logic vector(unsigned(rIn) + unsigned(rIn2)); -- Default to addition
30
               end if:
31
          end process;
          rOut <= result; -- Assign result to output port
      end behavioral;
```

Figure 6

TestBench:

```
-- Testbench Entity Declaration
      library IEEE; -- Standard VHDL library
 3
      use IEEE.STD_LOGIC_1164.ALL; -- Standard logic types
 4
     ENTITY elma7eCPU test IS -- Declaration of the testbench entity
     END elma7eCPU test;
8
    \boxminus ARCHITECTURE behavior OF elma7eCPU test IS -- Architecture for the testbench entity
 9
          -- Component Declaration for the CPU under test
          COMPONENT elma7eCPU
              PORT (
                  clk : IN std_logic; -- Clock input for the CPU
14
                  value : OUT std logic vector (7 downto 0) -- Output value from the CPU
16
          END COMPONENT;
          -- Signal Declarations
19
          signal clk: std logic := '0'; -- Clock signal initialized to 0
20
          signal value : std_logic_vector(7 downto 0); -- Signal to capture output value from the CPU
          -- Constant for clock period
          constant clk period : time := 10 ns; -- Clock period set to 10 ns
24
      BEGIN
26
27
          uut: elma7eCPU PORT MAP (clk => clk, value => value); -- Instantiate the CPU under test
           -- Clock process
          clk process : process
31
32
          begin
              clk <= '0'; -- Set clock to 0
              wait for clk_period/2; -- Wait for half clock period
34
              clk <= '1'; -- Set clock to 1
              wait for clk period/2; -- Wait for half clock period
36
          end process clk process;
           -- Stimulus process
39
          stim proc: process
40
          begin
41
              wait for 100 ns ; -- Wait for initial stabilization
              wait for clk_period*10; -- Wait for 10 clock periods
42
43
              wait; -- Wait indefinitely
44
          end process stim_proc;
45
      -END behavior:
```

Figure 7

Successful compiling of the code:

```
# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Elma7eCPU
# Compile of CPU.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Memory Instruction.vhd was successful.
# Compile of Register File.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of TestBench.vhd was successful.
# Compile of TestBench.vhd was successful.
# 6 compiles, 0 failed with no errors.

ModelSim>

Project:Elma7eCPU
```

Figure 8

Wave output:




Figure 9

The waveform output provides a visual representation of the simulation results, showing the behavior of signals over time

Circuit Diagram:




Figure 10: Diagram

Findings

After simulating the testbench and analyzing the waveform output, several key findings emerged regarding the behavior of the elma7eCPU design.

Firstly, the clock signal exhibited the expected behavior, transitioning between logic low (0) and logic high (1) states at regular intervals determined by the specified clock period. This rhythmic pulsing of the clock signal regulates the timing of the entire system, orchestrating the execution of instructions and the flow of data within the CPU.

Next, the output value from the CPU, represented by the signal "value," demonstrated varying patterns over time. These patterns corresponded to the computations and operations performed by the CPU in response to the clock signal and input stimuli. By observing the changes in the output value signal, it was possible to infer the execution of instructions and the manipulation of data within the CPU.

Furthermore, the behavior of internal signals within the CPU, such as those representing the operation code, register addresses, and data operands, revealed intricate interactions between different components of the CPU architecture. These signals facilitated the flow of control and data within the CPU, enabling the execution of instructions and the processing of data according to the specified logic and algorithms.

Additionally, the waveform output provided insights into the timing relationships between different signals within the CPU. By analyzing the relative timing of signals such as the clock, input stimuli, and internal CPU signals, it was possible to assess the synchronization and coordination of operations within the CPU, ensuring proper functioning and reliable execution of instructions.

Overall, the simulation of the testbench and analysis of the waveform output yielded valuable insights into the operation and behavior of the elma7eCPU design. These findings contribute to a deeper understanding of CPU architecture and digital system design, paving the way for further refinement and optimization of the CPU design in future iterations.

Conclusion and Recommendation

In this project, the simulation of the elma7eCPU design provided valuable insights into the intricacies of CPU architecture and digital system design. By analyzing the waveform output, we gained a comprehensive understanding of the behavior and operation of the CPU under various conditions. The rhythmic pulsing of the clock signal-regulated the timing of the entire system, orchestrating the execution of instructions and the flow of data within the CPU. Furthermore, the behavior of internal signals within the CPU revealed intricate interactions between different components, facilitating the execution of instructions and the processing of data according to the specified logic and algorithms.

The findings from the simulation underscore the importance of meticulous design and thorough testing in the development of CPU architectures. By leveraging tools such as VHDL and simulation environments, engineers can iteratively refine and optimize CPU designs, ensuring robust performance and reliability in real-world applications.

Recommendations for Improvement:

- Optimize Clock Frequency: Evaluate the possibility of increasing the clock frequency to enhance the CPU's processing speed, while ensuring that all components can operate reliably at the higher frequency.
- 2. Implement Pipelining: Introduce pipelining techniques to improve instruction throughput and maximize CPU utilization. Pipelining can help reduce the overall latency of instruction execution and increase the efficiency of the CPU.
- 3. Enhance Instruction Set: Expand the instruction set to include a broader range of operations and functionalities, catering to diverse computing requirements and enhancing the versatility of the CPU.
- 4. Implement Caching Mechanisms: Integrate caching mechanisms such as instruction and data caches to reduce memory access latency and improve overall system performance. Caches can help mitigate the impact of memory latency on CPU execution time.
- Optimize ALU Operations: Fine-tune the Arithmetic Logic Unit (ALU) operations
 to minimize resource utilization and improve computational efficiency. By
 optimizing ALU operations, the CPU can perform arithmetic and logic operations
 more quickly and effectively.

By implementing these recommendations, the elma7eCPU design can be further refined and optimized to meet the demands of modern computing environments. These enhancements will contribute to the development of a high-performance CPU architecture capable of powering a wide range of applications and computing tasks.