

Logic family

Logic family means a group of logic ICs which follow similar design architectures, has own set of characteristics, requirements and advantage-disadvantages.

Classification of Logic Families

↳ can be classified broadly according to the technologies they are built with:

- Diode Logic (DL)
- Resistor-Transistor Logic (RTL)
- Diode-Transistor Logic (DTL)
- Emitter Coupled Logic (ECL)
- Transistor-Transistor Logic (TTL)
- CMOS Logic {

⇒ TTL & CMOS logic family is most widely used IC technologies

Level of Integration

Scheme	^{Transistors} # gates / chip
SSI	< 12
MSI	12 - 99
LSI	1000
VLSI	10K
ULSI	100K
BSI	1Meg

IC logic gates → SSI


Combinational logic circuits
→ MSI

Microprocessor → LSI & above

Moore's Law

prediction in 1965

"Number of transistors on a microchip roughly doubles every two years."



Performance Parameters of Logic Families

- Input & Output Current
- Fan-IN, Fan-Out
- Input & Output Voltage Level.
- Noise Margin
- Rise Time, Fall Time, Propagation Delay
- Power Dissipation

Input & Output Currents

I_{OH} → Output current in the logical "1" state under specified load conditions

I_{OL} → Output current in the logical "0" state under specified load conditions

I_{IH} → Input current when a specified HIGH level is applied to that input

I_{IL} → Input current when a specified LOW level is applied to that input

Fan In

Fan-in is the number of inputs a logic gate can handle.




fan-in = 3

Fan Out

In a physical switching system, a particular logic gate is supposed to provide input logic levels to a number of other such gates. The number of gates driven by a single gate is referred to as the fan-out of that driving gate.

→ Fan-out is calculated from the amount of current available in the output of a gate and the amount of current needed in each input of the connecting gate



fan-out = 4

$$\text{fan-out} = \min \left(\frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)$$

for Standard TTL,

$$I_{OH} = 400 \mu A$$

$$I_{OL} = 160 \text{ mA}$$

$$I_{IH} = 40 \mu A$$

$$I_{IL} = 1.6 \text{ mA}$$

$$\text{fan-out} = 10$$

Input & Output Voltage Levels

→ There is a limit on voltage until it is considered High.

→ There is a limit on voltage below which it is considered Low.

$V_{OH}(\min)$: Minimum output voltage in High State (Logic 1)

$V_{OL}(\max)$: Maximum output voltage in Low State (Logic 0)

$V_{IH}(\min)$: Minimum input voltage guaranteed to be
recognized as Logic 1 (High).

$V_{IL}(\max)$: Maximum ~~output~~^{input} voltage guaranteed to be
recognized as Logic 0 (Low).





Fig: Standard TTL voltage & current profiles

for Standard TTL,

$$V_{OH}(\min) = 2.4 \text{ V}$$

$$V_{OL}(\max) = 0.4 \text{ V}$$

$$V_{IH}(\min) = 2 \text{ V}$$

$$V_{IL}(\max) = 0.8 \text{ V}$$

Noise Margin

→ measures how much external electrical noise a gate can withstand before producing an incorrect outcome

High Noise Margin (HNM): Considering logic level is High, the largest noise amplitude that is guaranteed not to change output voltage level if that noise is superimposed on the input voltage.

$$HNM = V_{OH}(\min) - V_{IH}(\min)$$

Low Noise Margin (LNM): Considering logic level is Low, the largest noise amplitude that is guaranteed not to change the output voltage level if that noise is superimposed on the input voltage.

$$LNM = V_{IL}(\max) - V_{OL}(\max)$$

for Standard TTL,

$$HNM = 2.4 - 2.0 = 0.4 \text{ V}$$

$$LNM = 0.8 - 0.4 = 0.4 \text{ V}$$


Rise Time, fall Time, Propagation Delay:

Rise Time (T_R)

↳ the duration it takes for a pulse to rise from its 10% point upto its 90% point

Fall Time (T_F)

↳ the duration it takes for a pulse to fall from its 90% point to its 10% point



Propagation Delay

↳ measure of how long it takes for a gate to change its state


Propagation delay time, $T_P = \frac{T_{PHL} + T_{PLH}}{2}$

T_{PHL} → High to Low propagation delay

T_{PLH} → Low to High propagation delay

Diode Logic Gates (logic implemented using diode & resistors)

OR Gate:



Truth Table

V_1	V_2	V_{out}
0	0	0
0	1	1
1	0	1
1	1	1


Case 1: $V_1 = 0V$ $V_2 = 0V$

$D1 \rightarrow RB$ $D2 \rightarrow RB$

$$V_{out} = 0V$$

Case 2: $V_1 = 0V$ $V_2 = 5V$

$D1 \rightarrow RB$ $D2 \rightarrow FB$



$$-5 + (1k)I + 0.7 + (10k)I = 0$$

$$\Rightarrow (11k)I = 4.3$$

$$\therefore I = \frac{4.3}{11k} = 0.4 \text{ mA}$$

$$\therefore V_{out} = (10k) \times (0.4 \text{ mA}) = 4V$$

Case 3:

$V_1 = 5V$ $V_2 = 0V$

$D1 \rightarrow FB$ $D2 \rightarrow RB$

Same as case 2


$$V_{out} = 4V$$

Case 4: $V_1 = 5V$

$V_2 = 5V$

D1 \rightarrow FB

D2 \rightarrow FB




$$(1k) \parallel (1k) = 500 \Omega$$

$$-5V + (500)I + 0.7 + (10k)I = 0$$


$$\rightarrow I \cdot 10500 = 4.3$$

$$\therefore I = 0.41 \text{ mA}$$

$$\therefore V_{out} = 10k \times (0.41 \text{ mA}) = 4.1 \text{ V}$$



AND Gate:




Truth Table

V_1	V_2	V_{out}
0	0	0
0	1	0
1	0	0
1	1	1

Case 1: $V_1 = 0V$, $V_2 = 0V$

$D1 \rightarrow FB$ $D2 \rightarrow FB$



$$-5 + (10K)I + 0.7 + (500)I = 0$$

$$\Rightarrow (10500)I = 4.3$$


$$\therefore I = 0.41 \text{ mA}$$

$$V_{out} = 0.7 + (0.41 \text{ mA}) \times 500$$

$$= 0.905 \text{ V}$$

Case 2: $V_1 = 0V$, $V_2 = 5V$

$D1 \rightarrow FB$ $D2 \rightarrow RB$



$$-5 + (10K)I + 0.7 + (1K)I = 0$$

$$\Rightarrow (11K)I = 4.3$$

$$\therefore I = 0.4 \text{ mA}$$

$$V_{out} = 0.7 + (0.4 \text{ mA}) \times 1K$$

$$= 1.1 \text{ V}$$

Case 3: $V_1 = 5V$, $V_2 = 0V$


D1 \rightarrow RB D2 \rightarrow FB

Analysis same as case 2

$$V_{out} = 1.1V$$

Case 4: $V_1 = 5V$, $V_2 = 5V$

D1 \rightarrow RB D2 \rightarrow RB




$$\therefore V_{out} = 5V$$

- \rightarrow Using DL, it is not possible to implement NOT gate
- \rightarrow Not used in integrated circuits.

Resistor-Transistor Logic (RTL)

↳ logic gates are implemented using combination of resistors & transistors

NOT gate (inverter):



Let,

$$R_B = 10 \text{ k}\Omega$$

$$R_C = 1 \text{ k}\Omega$$

$$\beta = 50$$

$$V_{BE(\text{on})} = V_{BE(\text{sat})} = 0.7 \text{ V}$$

$$V_{CE(\text{sat})} = 0.2 \text{ V}$$

Cut-off region

When, $V_{in} = 0 \text{ V}$ (Low)

Transistor is off

$$I_C = 0$$


$$V_{out} = V_{CC} - I_C R_C$$

$$= V_{CC} = 5 \text{ V (High)}$$

V_{out} remains High until the BE junction becomes sufficiently forward biased.

Which is $V_{BE} < 0.7 \text{ V}$

Input-Output Characteristics



Active Region (when V_{in} is increased beyond $0.7V$, I_B starts to flow, Transistor goes to active region)

Applying KVL along V_{in} , R_B , V_{BE} , Ground

$$I_B = \frac{(V_{in} - V_{BE(on)})}{R_B}$$

In active region, $I_C = \beta I_B$

Applying KVL along V_{CC} , R_C , V_{CE} , Ground

$$V_{CE} = V_{out} = V_{CC} - I_C R_C = V_{CC} - \beta I_B R_C$$

$$= V_{CC} - \beta \frac{(V_{in} - V_{BE(on)})}{R_B} R_C$$

$$= V_{CC} - \frac{\beta R_C}{R_B} (V_{in} - V_{BE(on)})$$

↓
straight line with negative slope

Saturation Region

As V_{in} is increased V_{out} ^{continues} ~~starts~~ to decrease until

$$V_{out} = V_{CE} = V_{CE(sat)}$$

which means the transistor enters saturation region

$$I_C = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{(5 - 0.2)}{1k} = 4.8 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = \frac{4.8 \text{ mA}}{50} = 0.096 \text{ mA}$$

$$V_{in} = V_{BE(on)} + I_B R_B = 0.7 + (0.096 \text{ mA})(10k) = 1.66 \text{ V}$$

Thus, when, $V_{in} \geq 1.66 \text{ V} \rightarrow$ Transistor saturates


Noise Margin

$$V_{IL}(\max) = 0.7 \text{ V}$$

$$V_{IH}(\min) = 1.66 \text{ V}$$

$$V_{OH}(\min) = 5 \text{ V}$$



$$V_{OH}(\min) \quad V_{OL}(\max) = 0.2 \text{ V}$$



$$HNM = V_{OH}(\min) - V_{IH}(\min) = 5 - 1.66 = 3.34 \text{ V}$$

$$LNM = V_{IL}(\max) - V_{OL}(\max) = 0.7 - 0.2 = 0.5 \text{ V}$$

Fanout



When $V_{in} \rightarrow \text{HIGH}$

Driver Transistor Saturated. $V_{out} = V_{CE(sat)} = 0.2\text{V}$ (Low)

All the load^{gate}s will be off

No restriction in number of load gates

When, $V_{in} \rightarrow \text{LOW}$

Driver Transistor Cut-off.

$V_{out} \rightarrow \text{High}$

V_{out} will serve as input to the load gates

Now, $V_{IH(min)} = 1.66\text{V} \rightarrow$ minimum input voltage in the load gates to recognize a logic HIGH state

for Driver,

$$I_{C(\text{driver})} = \frac{(V_{CC} - V_{out})}{R_C} = \frac{5 - 1.66}{1\text{k}} = 3.34\text{mA}$$

for load,

$$I_B(\text{load}) = \frac{V_{out} - V_{BE}(\text{sat})}{R_B}$$
$$= \frac{1.66 - 0.7}{10k} = 0.096 \text{ mA}$$

$$N = \frac{I_C(\text{driver})}{I_B(\text{load})} = 34.79 \approx 34$$

Effect of noise margin

for a $0.5V$ ~~to~~ noise margin

Minimum HIGH Level voltage at V_{out}

$$V_{OH}(\text{min}) = V_{IH}(\text{min}) + NM$$
$$= 1.66 + 0.5 = 2.16 \text{ V}$$

Given $V_{out} = 2.16 \text{ V}$,

$$I_C(\text{driver}) = \frac{V_{CC} - V_{out}}{R_C} = \frac{5 - 2.16}{1k} = 2.84 \text{ mA}$$

$$I_B(\text{load}) = \frac{V_{out} - V_{BE}(\text{sat})}{R_B} = \frac{2.16 - 0.7}{10k} = 0.15 \text{ mA}$$

$$N = \frac{I_C(\text{driver})}{I_B(\text{load})} = 19.4 \approx 19$$