

fig: An N-input RTL NOR gate

- -> for N input NOR gate N number of transistors (T1, T2, ... - TN) are required
- -> Emitters of eath a transisters are connected to
- -> Collectors are connected to supply rollage (Vce)
 through a common collector resistor (Re).

$$V_i = \begin{cases} V_L , & \text{Logic} & \text{Lew} \\ V_H , & \text{Logic} & \text{High} \end{cases}$$

V_L → should be low enough for the corresponding transistor to be in cut. of

VH -> should be high enough to make drive the corresponding transister to saturation

NOR gate using RTL

Let,
$$R_c = 640 \Omega$$
 $R_b = 450 \Omega$
 $V_{cc} = 3V$
 $V_{BE}(l_{lul}-l_{lu}) = 0.65V$
 $V_{ge}(sat) = 0.75V$
 $V_{ce}(sat) = 0.9V$
 $S = 50$
 $S = 50$
 $S = 50$
 $S = 50$
 $S = 50$

Rc = 640 or Apart from input to T,

Rs = 450 or

all other input signals are at

vo Hages which ensure that the

corresponding transistor is cut-off

V_{SE} (Sat) = 0.75 V

Input - output characteristics will be

V_{CE} (Sat) = 0.2 V

drawn w.s.t. Vo & input to T₁ (V:)

B = 50

-> When, V: >0.65V -> T, will enter active regin

-> As Vi is increased further at some point Vi will be sufficient to take TI to saturation

-> After attaining saturation,

:
$$I_c = \frac{V_{cc} - V_{cc}(s_{M})}{R_c} = \frac{3 - 0.2}{640} = 4.4 \text{ mA}$$

: $I_B = \frac{I_c}{\beta \sigma} = \frac{4.4 \text{ m}}{(50)(0.85)} \approx 0.1 \text{ nA}$


Applying KVL at the i/ side of T,

$$V_i = I_3 R_3 + V_{3E} (snt)$$

$$= (0.1m) (450) + 0.75$$

$$\approx 0.8 V$$

Thus, when V: >0.80, T, will saturate



The Direct Coupled Transistor - Logic (DLTL) gate




fig: DCTL NOR gate with fan-out of N

-> economically constructed by omitting the base resistors Rs used in RTL gates

-> NOR, NAND referred to as universal gates

In a sophisticated switching system, each of the inputs to the NOR gate can be derived from the outputs of other similar NOR gates

- -> Led us assume,

 form-out of Gold is N.

 So, output of all be providing a signal

 to one input of N other gates G11, 612, -- .- 61N
- Similarly, formant of logate all is N

 So, output of gate all will provide a signed to

 one input of Nother gates all, all, all.
- -> Other input terminal will get signal from other sources
- If all inputs to gate 60 is LOW, then the output of 60 is supposed to se too HIGH that is supposed to drive TI, T2, ... TN to saturation let, VBE (sal)=V6=0:75 V

:. 18 V; = 0.75 V [As output rollarge at 60 is 0.75 V]


Current through Re = $\frac{V_{cc} - \frac{1}{2}V_{o}}{R_{c}} = \frac{V_{cc} - 0.75}{R_{c}}$ This is the total current supplied from V_{cc} to drive $T_{1}, T_{2}, ... - T_{N}$ to scaturation

-) for 611,
$$V_{1} = 0.75 \text{ V (HIGH)}$$

$$V_{0} = V_{CE} = V_{CE} \text{ (sat)} = 0.1 \times 0.2 \text{ V (LOW)}$$

Input - Output Characteristics of DCTL

Potting Vo of gate all as a function of input voltage Vi applied to one of the transistors in the gate. [assuming other transistors in the gate. [assuming other transistors in the gate are ext-off]




Lut-in voltage = 0.65 V 0.65 V C Vo C D.75 V -> Transister in Active mode In active region, Ic 2 IE

$$I_E$$
 related to base-emitter viltage by dide equal $I_{\rm Z} \simeq I_E \approx I_{\rm Eo}$ e $V_{\rm S}/V_{\rm T}$ $\simeq I_{\rm Eo}$ e $V_{\rm T}/V_{\rm T}$ $\simeq I_{\rm Eo}$ e

- # Current Hugging in DCTL gates.
- -> Transistors of similar manufacture are generally quite similar in performance, but not precisely identical
- -> When output of Go is at logic "1",

 Ti, Te, ... Two are supposed to be

 driven to saturation
 - Let, at saturation V_{BE} of T_1 is 0.74 V; V_{BE} of T_2 is 0.76 V V_{BE} of T_N is 0.75 V



Base-emitter equivalent circuit

of TI

$$I_{SI} = \frac{V_{cc} - 0.74}{Re}$$

Base - enither equivalent circuit $\frac{1}{L} = \frac{0.76 \, V}{R_c} = \frac{V_{cc} - 0.76}{R_c} = \frac{1_{32}}{R_c} < I_{31}$

Bax-emitter equivalent circuit

of TN

I 0.75V


IBN = Vcc - 0.75

IBN << IB,

Fig: Equivalent Circuit to illustrate current hogging in DCTL

- -> According to this figure, To will draw (hog) more current from Vcc through Re as it's requires VSE (0.744) 3 les than to reach gaturation is other transistors.
- -> Thus, other transisters might starre for sufficient base current to attain saturation. This phonomenon is known as current hogging
- -> Due to current hogging, DCTL gates are not connorly used

Diode Transistor Logic (DTL) Gate



To output transistor of driving gate

output from To is serving as input dong DA is at logic level "0"

To is in saturation

Thus, $V_i = V_{ce(s_n \nmid T_o)} = 0.2 \text{ V}$ [LOW]

Voltage at point P, Vp = VCE(sal, To) + VDA = 02+0.75

It is considered that current in DA is sufficient to produce a rollage drop of

$$V_{BE} = V_p - V_{b1} - V_{b2}$$

$$= 0.95 - 0.65 - 0.65$$

$$= -0.35 V$$

V(E (Sat) = 0.2V

for
$$T_{2}$$
,
let, $V_{BE}(ent-in) = 0.65V$
 $V_{BE}(snt) = 0.75V$

$$I_{R_b} = I_b = \frac{V_{BE} + 2}{R_b} = \frac{-0.35 + 2}{20 \, \text{m/K}} = 0.08 \, \text{m/A}$$

At this stage,



Similarly, when all inputs are at logic level o'.

Vo remains at logic level '1'.

Case 2:

Let,

all inputs are at logiz level 1' (High = 5V)

- -> DA, DB, DC will be disconnected from circuit
- Current will flow from Vec through R, then
 through D1, D2 and 14to the base of T2
- -> Here, 72 will be saturated by

V BE = V BE (Sal, T2) = 0.75 V

- $\frac{1}{R_{S}} \approx \frac{V_{SF} + 2}{20K} \approx \frac{0.75 + 2}{20K} \approx 0.14 \text{ mA}$
- -> Voltage at point P;

 $V_{p} = V_{D1} + V_{b2} + V_{BE}$ = 0.75 + 0.75 + 0.75 = 2.25 V

- Diode wront In,

$$T_{D} = T_{R} = \frac{V_{cc} - V_{p}}{R} = \frac{5 - 2.25}{80.2K}$$

$$= 1.4 \text{ mA}$$

It is assumed that current in DI & DZ is sufficiently targe to result in a rottage drop of 0.75 r accross the diodes

$$I_{S} = I_{D} - I_{R_{S}} = 1.4 \text{ mA} - 0.14 \text{ mA}$$

$$\approx 1.26 \text{ mA}$$

-> The collector current of Tz,

$$I_{c} = \frac{V_{cc} - V_{cE}(set, \tau_{c})}{R_{c}} = \frac{5 - 0.2}{2\kappa}$$

$$= 2.4 \text{ mA}$$

let, are inputs of the gate are HIGH &

If any one of the i/p to the gate becomes LOW, then Vp will fall to 0.95 V. However, VBE (Sat, Te) will not drop from 0.75 V instantly.




fig: Equivalent Circuit of the DTL NAND gate at the instant that Vp is decreased to 0.95 v

Thus, $T_b = 0 \rightarrow T_B = 0$

→ VBE(Sat, Tz) = 0.75 v doesn't doop to 60° instartly as there is charge storage mechanism in the transistor

This stored charge leaves through Ry
Thus, VBB is set to -2V to increase
the rate of discharge

restrict > To quickly cut-off Tz, Rb should be

restrict > Small by VBB should be very negative

restrict > When it is necessary to turn on Tz

whether it is required that majority of

restrict the current flows through base of Tz.

the current flows through be should be large by VBB should

when I have the positive so their less current flows

through Rb be and majority of the

current flows through base of Tz.

Typical values of $R_s \rightarrow 5$ to 30 km. $V_{BB} \rightarrow 0$ to -5V

fan - Out




fig: A DTL Gate with fan-Out

-> brade Gol is doiring N other similar gates

-> Let, all inputs of gate his are at logic 1' (High)
Thus, T, is saturated

Vo= Vc= (sat, Tz) = 0.24

-> Current through each of the N loading gates $I_{4} = I_{12} = ... = I_{1N} \approx \frac{V_{cc} - V_{DAI} - V_{D}}{R} \approx \frac{5 - 0.75 - 0.2}{R}$ $\approx \frac{\mu}{R}$

-> The total collector current in T2 is

$$T_{c} = I_{Rc} + NI_{L1}$$

$$= \frac{V_{cc} - V_{e}}{R_{c}} + \frac{AN}{R}$$

$$= \frac{5 - 0.2}{2K} + \frac{4N}{R}$$

$$= 2.4 \text{ ma} + \frac{4N}{R}$$

-> When all & inputs of all are at logic "1", as discussed in previous section Vp = 2.25 v.

Negleting the current in Ry, the base current in T2 is

$$I_{B} \approx I_{D} = \frac{V_{LC} - V_{P}}{R} = \frac{35 - 2.25}{R} = \frac{2.75}{P}$$

-> Since, T2 is in saturation,

→ from D, B, B;

$$\Rightarrow \quad \delta \beta \frac{2.75}{R} = 2.4 \text{ mA} + \frac{4N}{R}$$

If,
$$\beta = 50$$
, $6 = 0.85$ by $A = 2KL$

$$N = (0.7) * 50 * 0.85 - (0.6m) * (2K)$$

$$= 28.55$$

$$\approx 28$$

Note:

The scenario considered in this example is

the heaviest loading condition of gate Gel.

Here, o/p of Gel is LOW. So, The is saturated.

The sinks the current flowing through the

i/p terminals of the succeeding gates.

Maximum current is sinked by The when

only one input of the succeeding gates are

at logic of and rest of the inputs are

either at logic of or Floating.