

## # Transistor - Transistor Logic (TTL)

→ Usefulness of DTL gates are limited by their speed of operation. This limitation is overcome in TTL gates.

Limitation associated with DTL gates:




Fig. 1

$T_1$  → input transistor which works as a diode in this circuit as collector & base are shorted. Input diode is replaced by a "diode connected transistor"

$T_3$  → output transistor

When,  $V_i = 1$

- B to E junction of  $T_1$  reverse biased
- Current flows through  $T_2$ , D to the base of  $T_3$
- $T_3$  saturated. Thus,  $V_{O_{\text{sat}}} = V_{CE(\text{sat}, T_3)} = 0.2 \text{ V}$  (Low)  
At saturation,  $V_{BE(\text{sat}, T_3)} = 0.75 \text{ V}$

When,  $V_i = 0$

→ B to E junction of  $T_1$  forward biased. Current from  $V_{cc}$  mainly flows through  $T_1$

→  $T_2, D$  are cut-off

→ Thus,  $T_3$  should be cut-off. So,  $T_3$  will have a ~~transition~~ transition from saturation to cut-off


$T_3$  will not reach cut-off until its base charge is removed

This base charge will leak off through  $R_b$  or dissipate by recombination. This discharging process is relatively slow which gives rise to the speed limitation of DTL gates

→ After discharging, when  $T_3$  is cut-off;

~~$V_o$~~   $V_o = V_{cc} = 5V$  (High)

## Basic TTL gate:



Here,

$T_1$  is connected as a transistor as connection between B & C is not there like the previous DTL circuit.

When,  $V_i \rightarrow \text{HIGH}$

→ B-E junction of  $T_1$  is reverse biased  
B-C junction of  $T_1$  is forward biased.

Thus,  $T_1$  will operate in inverse mode  
or reverse active mode

→ Current will flow from  $V_{cc} \rightarrow R \rightarrow (\text{BC junction of } T_1) \rightarrow (\text{base of } T_3)$

$T_3$  will be saturated

$$V_{oL} = V_{CE(\text{sat}, T_3)} = 0.2 \text{ V } (\text{LOW})$$

$$V_{BE(\text{sat}, T_3)} = 0.75 \text{ V}$$

When,  $V_i \rightarrow \text{LOW}$

→ B-E junction will be forward biased

B-C junction will momentarily be reverse biased

$T_1$  will operate in active mode

→ Base of  $T_3$  will discharge through  $T_1$

→ After discharging  $T_3$  will cut-off.

Thus,  
 $V_o = V_{cc} = 5V$  (HIGH)

→ Discharging process through a transistor takes place much faster compared to discharging through resistor

Thus, TTL gates operate faster compared to DTL gates

## A Comparison between TTL & DTL :

→ In fig. 1, when  $T_3$  is saturated,

$$V_{BE}(\text{sat}, T_3) = 0.75V$$

When,  $V_i$  is Low and  $T_2$  & D is cut-off,  
base of  $T_3$  will discharge through  $R_b$

While discharging, initial current out of the base

$$\text{of } T_3 = \frac{V_{BE}(\text{sat}, T_3)}{R_b} = \frac{0.75}{2K}$$

$$\approx 0.38 \text{ mA}$$

→ In fig. 2, when  $V_i$  is <sup>High</sup> ~~Low~~,  $T_3$  will be  
Saturated

$$V_{BE}(\text{sat}, T_3) = 0.75V$$

$$\therefore V_{CE}(T_1) = 0.75V$$

~~$T_1$  operates in active mode~~

when,  $V_i$  is grounded,

B-E junction of  $T_1$  will be forward biased

As base of  $T_3$  will not discharge instantaneously,

$T_1$  will initially operate in ~~sat~~ active mode

as  $V_{CE}(T_1) = 0.75V$

$$\begin{aligned}\text{Base current of } T_1, I_{B1} &= \frac{V_{CC} - V_{BE}(T_1)}{R} \\ &= \frac{5 - 0.75}{4k} \\ &\approx 1.1 \text{ mA}\end{aligned}$$

When  $T_3$  starts discharging, the <sup>initial</sup> collector current of  $T_1$ ,  $I_{C1} = \beta I_{B1}$

$$\begin{aligned}&= 20 \times (1.1 \text{ mA}) \quad [\text{if } \beta = 20] \\ &= 22 \text{ mA}\end{aligned}$$

As collector of  $T_1$  is connected with base of  $T_3$ , during the discharge of stored charge at base of  $T_3$ ,  $I_{C1}$  amount of current can be drawn from the base of  $T_3$ .

→ As the amount of current that can be drawn from base of  $T_3$  is much higher than DTL, the TTL gates can result in faster removal of ~~stored~~ stored charge

## # Input transistor

In Fig. 2, when  $V_i$  is HIGH

$T_1 \rightarrow$  operates in inverse active region

$T_3 \rightarrow$  operates in saturation

Let,

the common-base current gain in the inverse active mode of  $T_1$  is  $\alpha_I$

from Fig. 2, Input current,  $I_i = \alpha_I I_{B3}$

$$I_{B3} = I_{B1} + I_i = I_{B1} + \alpha_I I_{B3}$$

$$\Rightarrow I_{B1} = (1 - \alpha_I) I_{B3}$$

In TTL gate, if input transistor is designed to have a very low  $\alpha_I$  (i.e.:  $\alpha_I = 0.02$ );

then majority of the base current of  $T_3$  need to be supplied ~~from~~ through  $R$  from  $V_{cc}$

For  $\alpha_I = 0.02 \rightarrow 2\%$  current comes from input source  
 $\downarrow$   
98% " " "  $V_{cc}$  through  $R$

Thus, low value of  $\alpha_I$  provide the advantage of minimizing the loading on a driving source.

→ To construct multi-input TTL gate, multiple transistors can be connected in parallel at the input side with Collector & Base terminal of each transistor shorted and providing input signals through the emitter

Instead of connecting multiple transistors in parallel, "Multi-emitter Transistor" is used with a <sup>single</sup> common collector & a single common base.




fig3: Physical structure of multi-emitter transistor




fig4: Circuit symbol of multi-emitter transistor.




fig5: 3-input base TTL NAND Gate

In Fig. 5;

→ If any one i/p is '0'

$T_1 \rightarrow$  saturated

$T_3 \rightarrow$  cut-off

$V_0 \rightarrow$  HIGH '1'

→ If all inputs are at '1'


$T_1 \rightarrow$  reverse active

$T_3 \rightarrow$  saturated

$V_0 \rightarrow$  Low '0'



## # TTL NAND Gate with Active Pull-up



$V_o \rightarrow \text{Low}$

$T_3 \rightarrow \text{saturated}$

$T_2 \rightarrow \text{cut-off}$

$V_o \rightarrow \text{High}$

$T_3 \rightarrow \text{cut-off}$

$T_2 \rightarrow \text{saturated}$

$T_2 - T_3 \rightarrow \text{Totem-pole pair}$

↳ When one transistor is ON, the other transistor will be OFF

$T_4 \rightarrow \text{phase splitter}$

↳ Alternate switching of  $T_2$  &  $T_3$  is done through  $T_4$

When, all i/p of  $T_1$  is HIGH

$T_1 \rightarrow$  operates in reverse active mode

$T_4, T_3 \rightarrow$  Saturation (ON)

$$V_0 = V_{CE}(\text{Sat}, T_3) \approx 0.2 \text{ V}$$

$$\begin{aligned}\text{Collector voltage of } T_4, V_{C4} &= V_{CE}(\text{Sat}, T_4) + V_{BE}(\text{Sat}, T_3) \\ &= (0.2 + 0.75) \text{ V} \\ &= 0.95 \text{ V}\end{aligned}$$

If, diode D is not there,

Voltage difference between base and emitter

$$\begin{aligned}\text{of } T_2, V_{BE}(T_2) &= V_{C4} - V_{C3} \\ &= (0.95 - 0.2) \text{ V} \\ &= 0.75 \text{ V}\end{aligned}$$

$$\text{As } V_{BE}(T_2) > V_{BE}(\text{cut-in}) = 0.65 \text{ V}$$

$T_2$  will start conducting if diode D is not present

If diode D is present, the voltage difference of ~~the~~  $V_{C4}$  &  $V_{C3}$  will not be sufficient to make the B-E junction of  $T_2$  and diode D forward biased.

## Input - Output Characteristics




Fig: A loaded TTL gate

$V_i \rightarrow \text{Low (0V)}$

$T_1 \rightarrow \text{in saturation}$

Let,  $V_{CE(\text{sat}, T_1)} = 0.1\text{V}$

$$V_{B4} = V_i + V_{CE(\text{sat}, T_1)}$$

$$= 0 + 0.1\text{V}$$

$$= 0.1\text{V}$$

$T_4, T_3 \rightarrow \text{Cut-off}$

$T_2 \rightarrow \text{Active mode}$

$I_{E2} \rightarrow \text{Emitter current of } T_2$   
 will provide current supply to N other similar gates

$$I_{E2} = -I_L$$

$$V_o = V_{cc} - I_{B2} R_{C4} - V_{BE2} - V_D$$

$$= V_{cc} - \frac{I_{E2}}{(\beta+1)} R_{C4} - V_{BE2} - V_D$$

$$= V_{cc} + \frac{R_{C4} I_L}{(\beta+1)} - V_{BE2} - V_D$$

Considering voltage drop across  $R_{C4}$  to be negligible due to small amount of load current  $I_L$  the output voltage will be,

$$V_o = V_{cc} - V_{BE2} - V_D$$

$$= (5 - 0.7 - 0.7) V$$

$$= \cancel{3.5} V \quad 3.6 V$$

As  $V_i$  is gradually increased at some point  $V_{B4}$  will be equal to the cut-in voltage of  $T_4$   $[V_{BE}(\text{cut-in}) = 0.65 V]$

$$\text{When, } V_{B4} = 0.65 V$$

$$V_i = V_{B4} - V_{CE}(\text{sat}, T_1)$$

$$= (0.65 - 0.1) V = 0.55 V$$

$$\text{When, } V_i \geq 0.55 V$$

$T_4 \rightarrow$  will enter the active region

$T_3 \rightarrow$  will remain cut-off

→ As  $V_i$  is increased further,

In active mode of operation  $V_{BE4} = 0.7V$

$T_3$  will enter ~~saturation~~ <sup>active region</sup> when  $V_{BE3} \geq 0.65V$

When,  $T_3$  just enters active mode,

$$\begin{aligned} V_{B4} &= V_{BE4} + V_{BE3} \\ &= (0.7 + 0.65)V \\ &= 1.35V \end{aligned}$$

$$\begin{aligned} V_i &= V_{B4} - V_{CE(sat, T_1)} = (1.35 - 0.1)V \\ &= 1.25V \end{aligned}$$

As  $T_4$  &  $T_3$  both are in active mode,  
voltage drop across  $R_{E4}$  will not be negligible

$$I_{Re} = \frac{0.65}{1K} = 0.65mA$$

$$I_{Re} \approx I_{E4} \approx I_{C4}$$

$$\begin{aligned} \text{Voltage drop across } R_{E4} &= (1.4K) * (0.65mA) \\ &= 0.9V \end{aligned}$$

$$V_o = (3.6V - 0.9V) = 2.7V$$

→ As  $V_i$  increased further,

$T_3, T_4 \rightarrow$  Saturation

$T_2 \rightarrow$  Cut-off

$$\begin{aligned} V_{B4} &= V_{BE}(\text{Sat}, T_4) + V_{BE}(\text{Sat}, T_3) \\ &= (0.75 + 0.75) \text{ V} \\ &= 1.5 \text{ V} \end{aligned}$$

$$\begin{aligned} V_i &= V_{B4} - V_{CE}(\text{Sat}, T_1) \\ &= (1.5 - 0.1) \text{ V} \\ &= 1.4 \text{ V} \end{aligned}$$

$$\begin{aligned} V_o &= V_{CE}(\text{Sat}, T_3) \\ &= 0.1 \text{ V} \end{aligned}$$

