
Transistor - Transistor Logic (TTL)

Speed of operation. This limitation is overcome in TTL gates.

Limitation associated with DTL gates:



T, -> input transistor which works as a diode in this circuit as collector & base are shorted. Input diode is replaced by a "diode connected transistor"

T3 -> output transister

When, $V_i = 1$

- → B to E junction of T, reverse biased
- -> Current Hours through T2, D to the base of T3
- → T3 saturated. Thus, Vod = Vac(sat, T3) = 0.2 V (LOW)

 At saturation, VBE (Sal, T3) = 0.75 V

When, $V_i = 0$

-> 13 to E junction of T, forward biased. Current from

Vec mainly flows through T,

-> T2, D are cut-off


-> Thus, T3 should be cut-off. So, T3 will have a transition from saturation to cut-off

T3 will not reach cut off until it's base charge is removed

This base charge will leak off through Rb or dissipate by recombination. This discharging process is relatively slow which gives rise to the speed limitation of DTL gates

After discharging, when T3 is cut-off;

Basic TTL gate:



Here,

Ti is connected

as a transistor

as connection

between B & C

is not there like

the previous DTL

circuit

When , Vi - HIGH

→ B-E junction of T₁ is reverse biased

B-C junction of T₁ is forward biased.

Thus, Ti will operate in inverse mode or reverse active mode

→ Current will flow from, Vic → R → (Be junction of T,) → (base of T3)

Tz will be saturated

 $V_{od} = V_{cE}(S_{ol}, T_3) = 0.2 \text{V}$ $V_{ge}(S_{ol}, T_3) = 0.75 \text{V}$ (LOW)

When, V: > LOW

B-E junction will be forward biased

B-C junction will momentrarily be reverse biased

To will operate in active mode

-> Base of To will discharge through To

-> After discharging T3 will cut-of.

Thue,

Vo = Vec = 5V (HIGH)

→ Discharging process through a transister takes

place much faster compared to discharging

through resistor

Thus, TTL gates operate faster compared to

DTL gates

A Comparison between TTL & DTL:

 \rightarrow In fig. 1, when T₃ is sorturated, $V_{BE}(Sat, T_3) = 0.75V$

When, Vi is Low and T2 & D is end-off, base of T3 will discharge through TRb

While discharging, initial current out of the base of $T_3 = \frac{V_{BE}(Sal, T_3)}{R_L} = \frac{0.75}{2K}$

≈ 0'38 mA

-> In Fig. 2, when Vi is A granted, T3 will be Saturated

VBE(Sit , T3) = 0.75V

~ V(E (T1) = 0.75V

Ty operates in active mode

when, Ve is grounded,

B-E junction of T, will be forward biased

As base of T3 will not discharge exstantaneously,

Ti will initially operate in satural active mode

as $V_{CE}[T_i] = 0.75 \text{ V}$

Base current of
$$T_1, I_{B1} = \frac{V_{cc} - V_{BC}(T_1)}{R}$$

$$= \frac{5 - 0.75}{4k}$$

$$= 1.1 \text{ mA}$$
within T_3 stracts discharging, the proflector current of T_1 , $I_{C_1} = B I_{B_1}$

$$= 20 * (1.1 \text{ m}) \quad [if B = 20]$$

$$= 22 \text{ mA}$$

As collector a of T, is connected with base of T3; the discharge of stored charge at base of T3, Ic, amount of current can be drawn from the base of T3.

→ As the amount of current that can be drawn from base of T3 is much higher than DTL, the TTL gates can result in faster nemoral of stored stored charge

Input transister

In Fig. 2, when Vi is HIGH

T₁ → operates in inverse active region

T₃ → operates in saturation

Let, the common-base current glash in the inverse active mode of T_I is α_I

From Fig. 2, I have current, $I_1 = \alpha_1 I_{B_3}$ $I_{B_3} = I_{B_1} + I_1 = I_{B_1} + \alpha_1 I_{B_3}$ $= I_{B_1} = (1 - \alpha_1) I_{B_3}$

In TTL gate, if input transistor is: designed to have a very low $\alpha_{\rm I}$ (i.e. $\alpha_{\rm I} = 0.02$); then majority of the base current of Tz need to be supplied from through R from Vec


for $\alpha_{\rm I} = 0.02$ \longrightarrow 2.1. current comes from input source \sim 98.7. " \sim " \sim

Thus, low value of $\alpha_{\rm I}$ provide the advantage of minimizing the loading on a driving sounce.

→ To construct multiringut TTL gate, multiple

transistors can be connected in parallel at the
input side with Collector & Base terminal
of each transistor shorted and providing input
signals through the emitter

Instead of connecting multiple transisters in parallel, "Multi-emitter Transister" is used with single common collector & ba single common base.



figs: Physical stoneture of multi-emitter transistor




fig4: Circuit symbol of multi-emitter transists.




fig5: 3-input basic TTL NAND Gate


In Fig. 5; → If any one i/p is '0' T₁ → southereted T₃ → cut ~ off V_c → both HIGH '1'

-> If all inputs are at "1'

T₁ → reverse active

T₃ → saturated

V₆ → Low '0'



$$V_{\sigma} \rightarrow Low$$

$$T_{3} \rightarrow Saturated$$

$$T_{2} \rightarrow Cut - af$$

$$V_o \rightarrow High$$
 $T_3 \rightarrow cut-off$
 $T_2 \rightarrow seturated$

Ty - phase splitter

Alternate switching of To Te & Tz is

done through Ty

When, all ifp of T, is Hight

Ti -> operates in severse active mode

Ta, Tz -> Saturation (ON)

Vo = VLE (Sat, Tz) = 0.2 V

Collector voltage of $T_{\rm H}$, $V_{\rm CH} = V_{\rm CE}(S_{\rm at}, T_{\rm H}) + V_{\rm BE}(S_{\rm at}, T_{\rm B})$ = (0.2 + 0.75)v = 0.95v

If diode D is not there,

Voltage difference between base and emitter

of T_2 , $V_{SE}(T_2) = V_{CH} - V_{C3}$ = (0.95 - 0.2)v

= 0.75 V

As $V_{gE}(T_{e}) > V_{gE}(cut-N_{f}) = 0.65V$ To will start anducting if diode D

is not present

If diode D is present, the voltage difference of the Ven & Vez will not be sufficient to make the B-E junction of To and diode D forward biased.

Input - Output Characteristics




fig: A loaded TTL gate

$$V_i \rightarrow Low (ov)$$
 $T_i \rightarrow in saturation$

Let, $V_{CE}(Sal, T_i) = orl V$
 $V_{BH} = V_i + V_{CE}(Sal, T_i)$
 $= o + orl V$
 $= orl V$

$$V_{0} = V_{CC} - I_{B2} R_{C4} - V_{BE2} - V_{D}$$

$$= V_{CC} - \frac{I_{E2}}{(2+1)} R_{C4} - V_{BE2} - V_{D}$$

$$= V_{CC} + \frac{R_{C4} I_{L}}{(2+1)} - V_{BE2} - V_{D}$$

Considering voltage doop across Ren to be negligible due to small amount of load current II the output voltage will be

$$V_{o} = V_{cc} - V_{BE2} - V_{D}$$

$$= (5 - 0.70 - 0.70) V$$

$$= 3.6V$$

As V_i is gradually increased at some point V_{gy} will be equal to the cut-in v-Itage of T_{4} $\left[V_{gg}\left(c_{ux}-i_{y}\right)=0.65\,\text{V}\right]$

When,
$$V_{gy} = 0.65 \text{ V}$$

 $V_i = V_{84} - V_{CE}(S_{M}, T_1)$
 $= (0.65 - 0.1) \text{ V} = 0.55 \text{ V}$

When, $V_i \ge 0.55 V$ $T_4 \rightarrow will$ enter the active region $T_3 \rightarrow will$ remain (ut-off In active mode of operation $V_{BEH} = 0.7V$ To will enter getheration, when $V_{BE3} \ge 0.65 V$

When, T3 just enters active mode,

$$V_{BH} = V_{BEH} + V_{BE3}$$

$$= (0.7 + 0.65) V$$

$$= 1.35 V$$

$$V_i = V_{gu} - V_{ce}(s_{al}, \tau_i) = (1.35 - 0.1)v$$

= 1.25v

As Ty & Ty both are in active mode, voltage drop acoross Ren will not be negligible

$$\underline{1}_{Re} = \frac{0.65}{1K} = 0.65 \text{ mA}$$

1 Re 2 1 E4 2 1 C4

$$V_o = (3.6v - 0.9v) = 2.7v$$

$$V_{B4} = V_{BE}(Sat, T_4) + V_{BE}(Sat, T_3)$$

$$= (0.75 + 0.75)Y$$

$$= 1.5V$$

$$V_i = V_{BH} - V_{CE(Sal, T_i)}$$

= $(1.5 - 0.1)V$
= $1.4 V$

$$V_o = V_{CE}(Sat, T_3)$$

