Logic family

Logic family means a group of logic I(s which follow similar design architectures, has own set of characteristics, requirements and advantage-disadvantage.

Classification of Logic Families

(s can be classified broadly according to the technologies they are built with:

- -> Diode Logiz (DL)
- -> Resistor Transistor Logic (RTL)
- -> Diode Transistor Logiz (DTL)
- -> Emitter Compled Logiz (ECL)
- -> Transister-Transister Logic (TTL)
- → cmos Logic (

> TTL & (mos logic family is most widely used IC technologies

Level of Integration

	()	
me	Transistry chip	11 logic gates -> SSI
	212	Combinational lyie circ
L	12 - 99	→ MSI
. 1	1000	Minumanasan → LSI
ı	IOK	Microprocesson - LSI
I	100K	
ī	1 Meg	
	I I	12-99 1000 1 100K

Moore, Law prediction in 1965 " Number of transistors on a microchip roughly doubles every two years." No. of Transistes 128m -IOM 2M 256 K 42 K Intel Pention P6 -> 6 01 44 512 64 8 79 82 85 88 91 94 97 10 73 76

Performance Parameters of Logic Families

- -> Input & Output Current
- -> fam-IN , Fan-Out
- -> Input & Output Voltage Level.
- -> Noix Margin
- -> Rise Time, fall Time, Propagation Delay
- -> Power Dissipation

Input & Output Currents

- 1011 -> Output current in the logical "1" state under specified load conditions
- In Output current in the logical "o" state under specified load conditions
- IIH -> Input current when a specified HIGH
 level is applied to that input
- IIL -> Input current when a specified LOW level is applied to that input

fan-in dois the number of inputs a logic gate can hangle.

Fan Out

In a physical switching system, a particular logic gate is supposed to provide & input logic levels to a number of other such gates. The number of gates driven by a single gate is referred to as the fan-out of that driving gate.

-> fan-out is calculated from

the amount of current

available in the output of

a gate and the amount

of current needed in each input

of the connecting gate

fan-out = 4

$$fan - Out = min \left(\frac{I_{OH}}{I_{IH}}, \frac{I_{OL}}{I_{IL}} \right)$$

for Standard TIL,

Input & Output Voltage Levels

→ There is a limit on voltage until it is considered High.

→ There is a limit on voltage below which it is considered Low.


VOH (min): Minimum output voltage in High State (Logic 1)

Vol (max): Maximum output voltage in Low State (Logic 0)

VIH (min); Minimum input voltage guaranteed to be regrecognized as Logic 1 (High).

VIL (max): Maximum autout rollage quaranteed recognized as Logic O (Low).

> Acceptable ole signal levels (Standard TTL)



Acceptable i/e signal levels (Standard TTL)




Fig: Standard TTL ro Hage &

$$V_{IH} (min) = 2 V$$

 $V_{IL} (max) = 0.8 V$

Noise Margin

-> measures how much external electrical noise a gate can withstand before producing an incorrect outcome

High Noise Margin (HNM): Considering logic level is High, the largest noise amplitude that is guaranteed not to change output rollage level if that noise is superimposed on the input rollage.

HNM = VOH (min) - VH (mdne)

Low Noise (Margin (LNM): (onsidering logic level is Low, the largest noise amplitude that is guaranteed not to change the output voltage level if that noise is superimposed on the input voltage.

LNM = V1 (max) - VOL (max)

for Standard TTL,

HNM = 2.4 - 2.0 = 0.4 V

LNM = 0.8 - 0.4 = 0.4 V


Rise Time, fall Time, Propagation Delay:

Rise Time (ta)

Is the duration it takes for a pulse to rise from its 10% point upto its 20% point

fall Time (TF)

Is the duration it takes for a pulse to fall from its 90% point to its 10% point



Propagation Delay

Is measure of how long it takes far a gate to change its state

Propagation delay times, Tp = TPHL + TPLH


TPHL -> High to
Low propagation
delay

TPLH -> Low to High

Poor angation
delay

Diode Logic Grates (logic implemented using diode & resistors)

OR brate:



Truth Table				
ν_1	V2	Vout		
v	0	0		
0	l ,	1		
t	0	\		
644	$(I_{i,i})$	* (d)		


Case 1:
$$V_1 = 0$$
 $V_2 = 0$


$$D1 \rightarrow RB \qquad D2 \rightarrow RB$$

$$-5 + (1x)I + 0.7 + (10x)I = 0$$


$$(11k) I = 4.3$$

$$1 = \frac{4.3}{11k} = 0.4 \times A$$






AND Gate:




Truly	Table	
V,	V_]	Yout
-	0	0
0	2 132	O
Ĭ	0	0
461	$\mathbb{F}^{-1}_{\mathcal{F}_{\mathrm{loc}}}$	1

Cax 1:
$$V_1 = 0V$$
 , $V_L = 0V$


$$D1 \rightarrow FB \qquad D2 \rightarrow FB$$







$$(ase 2: V_1 = 0 \lor , V_2 = 5 \lor$$

 $DI \rightarrow FB D2 \rightarrow RB$





NOT gate (inverter):



Let,
$$R_{B} = 10 \text{ K.r.}$$

$$R_{C} = 1 \text{ K.r.}$$

$$\beta = 50$$


$$V_{BE(on)} = V_{BE(sat)} = 0.7v$$

$$V_{CE(sat)} = 0.2v$$

$$V_{int} = V_{cc} - I_{cR_c}$$

$$= V_{cc} = 5V \quad (High)$$

Vont remains High until
the BE junction becomes
sufficiently Loward biased.
Which is VBE <0.71



Active Regim (when Vin is increased beyond 0.7V, 13

Start to flow. Transisting ues to active regim)

Applying KVL along Vin, Rg, VBE, (arround

IB = (Vin - VBE(on))

RB

In active region, $I_c = BI_g$ Applying KUL along V_{cc} , R_c , V_{cE} , $C_{conomid}$ $V_{ce} = V_{out} = V_{cc} - I_{cR_c} = V_{cc} - BI_gR_c$ $= V_{cc} - B\frac{(V_{in} - V_{gE}(on))}{R_g}R_c$ $= V_{cc} - B\frac{BR_c}{R_g}(V_{in} - V_{gE}(on))$ Straight line with ny otive slope

Saturation Region

As Vin is increased for Vont streets, to decrease until

Vent = Vie = Vie (sat)


Which means the transistro enters saturation region

$$I_{c} = \frac{V_{cc} - V_{lEUsht}}{R_{c}} = \frac{(5 - 0.2)}{1k} = 4.8 \text{ mA}$$

$$I_{g} = \frac{I_{c}}{\beta} = \frac{4.8 \text{ m}}{5^{\circ}} = 1.096 \text{ mA}$$

$$V_{lm} = V_{BE(on)} + I_{g}R_{g} = 0.7 + (0.091 \text{ m})(10 \text{ k}) = 1.66 \text{ r}$$


Thus, When, Vm > 1.66 v - Transistor saturates




$$HN(N = V_{OH}(min) - V_{IH}(min) = 5 - 1.66 = 3.34 V$$

 $LNM = V_{IL}(man) - V_{OL}(max) = 0.7 - 0.2 = 0.5 V$







When Vi - HIGH

Driver Transister Saturated. Vont = Vie(sat) = 0-2v (Low)

All the loads a will be off

No restriction in number of load gates

When, Vm -> LOW

Driver Transister Cut - off.

Vort - High

Twill serve as input to the load gates

Now, $V_{\rm IH}$ (min) = 1.66 V \rightarrow minimum input voltage in the lad gates to occognize a logic #16H state

for Doirer, $I_{C}(J_{o,ru}) = \frac{(V_{cc} - V_{out})}{R_{c}} = \frac{5 - 1.66}{1 \text{ K}}$ = 3.34 mA

$$\frac{1}{8} \text{ (load)} = \frac{V_{out} - V_{362} \text{ (snt)}}{R_{3}}$$

$$= \frac{1.6(-6.7)}{10R} = 0.096 \text{ mA}$$

$$N = \frac{I_{c}(driver)}{I_{B}(load)} = 34.79 \approx 34$$

Minimum HIGH Level voltage at Vont

$$V_{oH}$$
 (min) = V_{IH} (min) + N(n) = 1.66 + 0.5 = 2.16 V

$$I_{c}(40) = \frac{V_{cc} - V_{int}}{R_{c}} = \frac{5 - 2.16}{1k} = 2.84 \text{ mA}$$

$$\frac{1}{R_{B}}(load) = \frac{V_{out} - V_{BE}(sat)}{R_{B}} = \frac{2!l - 17}{10 \text{ K}} = 0!15 \text{ mA}$$

$$N = \frac{J_{c(d_1,ver)}}{J_{B(l_0,1)}} = 19.4 \approx 19$$