



Elaborated Design :








Schematic
154 Cells
20 I/O Ports
417 Nets
pointers
clk
rd_inc
rst
wr_inc
rd_ptr0_i
RTL_ADD
rd_ptr_i
RTL_MUX
rd_ptr_reg[2:0]
RTL_REG_SYNC
wr_ptr0_i
RTL_ADD
wr_ptr_i
RTL_MUX
wr_ptr_reg[2:0]
RTL_REG_SYNC
fifo_pointers
din[7:0]
clk
rd_en
rst
wr_en
control
count[3:0]
empty
full
rd_allow
wr_allow
fifo_control
rd_ptr[2:0]
wr_ptr[2:0]
memory
din[7:0]
rd_addr[2:0]
rd_en
rst
wr_addr[2:0]
wr_en
dout[7:0]
fifo_memory
dout[7:0]



Schematic
154 Cells
20 I/O Ports
417 Nets
din[7:0]
clk
rd_en
rst
wr_en
control
rd_allow2_i
RTL_INV
rd_allow1_i
RTL_AND
count_i__0
RTL_MUX
count_reg[3:0]
RTL_REG_SYNC
count0_i
RTL_ADD
count0_i__0
RTL_SUB
count_i
RTL_MUX
empty_i
RTL_ROM
full_i
RTL_ROM
wr_allow2_i
RTL_INV
wr_allow1_i
RTL_AND
rd_allow_i
RTL_MUX
wr_allow_i
RTL_MUX
fifo_control
pointers
fifo_pointers
memory
fifo_memory
dout[7:0]

Synthesis:



Schematic
108 Cells
20 I/O Ports
216 Nets


SYNTHESIZED DESIGN - xc7vx485tffg1157-1 (active)
Project Summary
Device
Sources
Netlist
Properties
X0Y6
X1Y6
X0Y5
X1Y5
X0Y4
X1Y4
X0Y3
X1Y3
X0Y2
X1Y2
X0Y1
X1Y1
X0Y0
X1Y0
Tcl Console
Messages
Log
Reports
Design Runs


Implementation:




Waring Messages :



Power:



Timing:


IMPLEMENTED DESIGN - xc7vx485tffg1157-1 (active)
Tcl Console
Messages
Log
Reports
Design Runs
Power
DRC
Methodology
Timing
General Information
Timer Settings
Design Timing Summary
Check Timing (341)
User Ignored Paths
Unconstrained Paths
Check Timing
Timing Check
Count
Worst Severity
unconstrained_internal_endpoints 240 High
no_clock 82 High
no_input_delay 11 High
no_output_delay 8 High
constant_clock 0
pulse_width_clock 0
multiple_clock 0
generated_clocks 0
loops 0
partial_input_delay 0
partial_output_delay 0
latch_loops 0
Timing Summary - impl_1 (saved)