


Waves:


Wave
File Edit View Add Format Tools Bookmarks Window Help
Wave - Default
Msgs
clk
rst
wr_en
rd_en
din
dout
wr_allow_cnt
rd_allow_cnt
count_cnt
empty_cnt
full_cnt
wr_ptr_ptr
rd_ptr_ptr
mem
Now
Cursor 1
345 ns
0 ns
172 ns to 354 ns
clk

Transcript:


Transcript
QuestaSim> do fifo_run.do
** Warning: (vlib-34) Library already exists at "work".
Errors: 0, Warnings: 1
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
Start time: 23:38:50 on Oct 31,2026
vlog -reportprogress 300 top_module.v top_module_tb.v fifo_control.v fifo_control_tb.v fifo_pointers.v fifo_pointers_tb.v fifo_memory.v fifo_memory_tb.v
-- Compiling module FIFO
-- Compiling module FIFO_tb
-- Compiling module fifo_control
-- Compiling module fifo_control_tb
-- Compiling module fifo_pointers
-- Compiling module fifo_pointers_tb
-- Compiling module fifo_memory
-- Compiling module fifo_memory_tb
#
Top level modules:
FIFO_tb
fifo_control_tb
fifo_pointers_tb
fifo_memory_tb
End time: 23:38:50 on Oct 31,2026, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -voptargs="+acc" work.FIFO_tb
Start time: 23:38:50 on Oct 31,2026
** Note: (vsim-8009) Loading existing optimized design _opt
Loading work.FIFO_tb(fast)
Loading work.FIFO(fast)
Loading work.fifo_control(fast)
Loading work.fifo_pointers(fast)
Loading work.fifo_memory(fast)
Time=0, dout=x
Time=5, dout=0
Time=25, dout=165
Time=35, dout=140
Time=145, dout=36
Time=155, dout=129
Time=165, dout=9
Time=175, dout=99
Transcript
Wave
Objects
Processes
Library
Project
Memory List
sim
top_module_tb.v


Transcript
fifo_pointers_tb
fifo_memory_tb
End time: 23:38:50 on Oct 31,2026, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim -voptargs="+acc" work.FIFO_tb
Start time: 23:38:50 on Oct 31,2026
** Note: (vsim-8009) Loading existing optimized design _opt
Loading work.FIFO_tb(fast)
Loading work.FIFO(fast)
Loading work.fifo_control(fast)
Loading work.fifo_pointers(fast)
Loading work.fifo_memory(fast)
Time=0, dout=x
Time=5, dout=0
Time=25, dout=165
Time=35, dout=140
Time=145, dout=36
Time=155, dout=129
Time=165, dout=9
Time=175, dout=99
Time=185, dout=13
Time=195, dout=141
Time=205, dout=101
Time=215, dout=18
Time=225, dout=61
Time=235, dout=237
Time=245, dout=140
Time=255, dout=249
Time=265, dout=198
Time=275, dout=197
Time=285, dout=170
Time=295, dout=229
Time=305, dout=119
** Note: $stop   : top_module_tb.v(56)
Time: 345 ns Iteration: 0 Instance: /FIFO_tb
Break in Module FIFO_tb at top_module_tb.v line 56
VSIM 3>
Transcript
Wave
Objects
Processes
Library
Project
Memory List
sim
top_module_tb.v