

COMPUTER ARCHITECTURE. LAB 5.

LAB 5.

(a) Cache Miss Rate
Cache Blocks

$$\text{Cache} = \frac{16384}{64} = 256 \text{ Lines}$$

Array Size

Each Array 16 KB = 256 lines

X & Y : 4096 elements x 4 bytes
16384 bytes
256 cache blocks each

Misses

- Cache line load X needs 256 lines i.e. 256 misses
- Y as well
 $256 + 256 = 512$ compulsory misses

Conflic Misses

X & Y map to each line
They evict each other

For 4096 iterations

Load X(i) → miss (evict Y[i-1])
Load Y[i] → miss (evict X[i])
Store X[i] → miss (write back to X[i])

3 miss per loop

$$3 \times 4096 = 12288$$

$$12288 - 512 = 11776$$

Miss Rate

$$\frac{12288}{3 \times 4096} = 10$$

$$= 100\%$$

(b) Pseudocode

```
for (j=0; j<4096; j++)
  for (i=j; i<j+1024; i++)
    X[i] = X[i] * Y[j] + C;
```

Miss Analysis

Each block

4096 bytes = 64 cache lines

Each load :

Compulsory

Since :

$$4096 / 64 = 64$$

load 64 each

X : 64 misses

Y : 64 misses

Total blocks

$$4096 / 1024 = 4 \text{ blocks}$$

All blocks

$$X : 4 \times 64 = 256 \text{ misses}$$

$$Y : 4 \times 64 = 256 \text{ misses}$$

$$256 + 256 = 512 \text{ misses}$$

$$\frac{512}{12288} = 4.2\%$$

$$= 4.2\%$$

c) Hardware Solution
Solution: 2way Set
Associative Cache.

Instead of direct map,
use 2way cache

Now

~~dead state~~

$X[i]$ & $Y[i]$ reside with
same i can reside in
different ways in same
set avoiding conflict

Mixer

