

COMPUTER ARCHITECTURE. LAB 4.

LAB 4

Cache size = 256 KB

$$256 \times 1024 = 262,144 \text{ bytes}$$

Block size = 64 bytes

Associative = 4 ways

$$\text{Number of Sets} = \frac{\text{Cache size}}{\text{Block size} \times \text{Associative}}$$

$$\frac{262144}{64 \times 4} = \frac{262144}{256}$$

$$= 1024 \text{ sets}$$

2. Offset and Index Bits

Offset bits

$$64 \text{ bytes} = 2^6 \rightarrow 6 \text{ bits}$$

Index bits

$$1024 \text{ sets} = 2^{10} \rightarrow 10 \text{ bits}$$

3. Tag Bits

Address size : 32 bits

$$32 - 10 - 6 = 16 \text{ bits}$$

$$= 16 \text{ bits}$$

b. Calculate Actual CPI

$$\text{current CPI} = 1.0$$

Data accesses = 50% of Inst

$$\text{Unified cache} = 2\% = 0.02 \text{ Miss rate}$$

$$\text{Miss penalty} = 25 \text{ clock cycles}$$

$$\text{Miss/Inst} = \text{Mem Access/Inst} \times \text{Miss rate}$$

$$1.5 \times 0.02 = 0.03$$

$$\text{Cycles Added} = \text{Miss/Inst} \times \text{Miss penalty}$$

$$0.03 \times 25 = 0.75$$

$$1.0 + 0.75 = 1.75$$

$$\text{Speed up} = \text{Current} / \text{Normal}$$

$$1.75 / 1.0 = 1.75$$

Computer would be 1.75 times faster

Exercise 2

a. Write Through Cache

Read Traffic:

$$\text{Read Ref/sec} : 0.75 \times 10^9$$

$$7.5 \times 10^8$$

$$\text{Read/sec} : 0.05 \times 7.5 \times 10^8$$

$$\text{Miss} = 3.75 \times 10^7$$

Each Miss : 2 words to memory

$$\text{Read} = 3.75 \times 10^7 \times 2 = 7.5 \times 10^7$$

Miss Traffic Words/sec

Write Traffic

$$\text{Write Ref/sec} = 0.25 \times 10^9 = 2.5 \times 10^8$$

All writes to memory 2.5×10^8 w/sec

$$\text{Write miss/sec} = 0.05 \times 2.5 \times 10^8$$

$$= 1.25 \times 10^7$$

Total Traffic

Writes: 2.5×10^8 words/sec

Read Miss = 7.5×10^7 words/sec

Write Miss 1.25×10^7 words/sec

total:

$$(2.5 \times 10^8) + (7.5 \times 10^7) + (1.25 \times 10^7)$$

$$= \frac{3.5 \times 10^8}{10^9} \times 100\%$$

$$= 35\%$$

Bandwidth used: 35%

b. Write Back Cache

Cache Hit

$$\text{Reads} = 0.95 \times 0.75 \times 10^9 = 71.25 \times 10^7$$

$$\text{Writes} = 0.95 \times 0.25 \times 10^9 = 23.75 \times 10^7$$

Cache Misses

$$\text{Reads} = 0.05 \times 0.75 \times 10^9 = 3.75 \times 10^7$$

$$\text{Writes} = 0.05 \times 0.25 \times 10^9 = 1.25 \times 10^7$$

Memory Traffic

$$3.75 \times 10^7 \times 2 = 7.5 \times 10^7$$

Write Misses

$$1.25 \times 10^7 \times 2 = 2.5 \times 10^7$$

Write back

$$0.05 \times 0.25 \times 10^9 \times 0.3 \times 2$$

$$= 0.0075 \times 10^9$$

$$7.5 \times 10^6$$

Total Traffic

$$(0.075 + 0.025 + 0.0075) \times 10^9$$

$$= 0.1075 \times 10^9 \text{ words/sec}$$

Memory Utilization

$$(0.1075 \times 10^9) / 10^9 = 0.1075$$

$$= 10.75\%$$

Exercise 3:

Write Through

Read Cycle

26% Loads, 74% other

Read cycle / instruction = 0.74

0.74 cycle / instruction

Miss cycle

$$(0.005 \times 0.74 \times 50) + (0.01 \times 0.26 \times 50) = 0.185 + 0.13$$

$$= 0.315 \text{ cyc / instruction}$$

Write

2 cycles

$$2 \times 0.09 = 0.18$$

Total

$$0.74 + 0.315 + 0.18 = 1.235 \text{ cyc / instruc}$$

Write Back

Read:

Read Hit 1 cyc $\times 0.74 = 0.74$

Read Miss

$$(0.005 \times 0.74 \times 50) + (0.01 \times 0.26 \times 50) = 0.185 + 0.13 = 0.315 \text{ cyc / instruc}$$

Write

$$2 \text{ cycles} : 2 \times 0.09 = 0.18$$

$$0.18 \text{ cycle / inst}$$

Write Miss

Assume dirty block is written back.

$$0.01 \times 0.09 \times 50 = 0.045 \text{ cyc / in}$$

Total

$$0.74 + 0.315 + 0.18 + 0.045 = 1.28$$

$$= 1.28 \text{ cycle / instruction}$$

Compare 1.235 & 1.28

Write Through is better!