

LAB 3.

ET : Hazards.

a. Read After Write.

Reason : DADD needs value loaded into R1 by LD but LD might have not written it back.

b. Write After Write

Reason : Both MULT and DADD write to R1. If DADD writes before MULT completes, the contents of MULT will be lost.

c. Structural Hazard

Reason : If processor has one multiply unit, then second MULT must wait for first to finish.

d. Read After Write

Reason : SD needs value computed by DADD in R1 but DADD may not have written it back.

Cycle
1
2
3
4
5
6
7
8
9

NT \rightarrow Not taken
T \rightarrow Taken

e. Read After Write
(address dependancy)

SD uses R1 as base address
which is written by
DADD, if DADD has not
written R1 yet, SD may
have wrong address

State	Name	Pred	On Tak	Not Tak
00	SNT	NT	01	00
01	WNT	NT	10	00
10	WT	T	11	01
11	ST	T	11	10

Part B.

E2: Branch Prediction.

The counter has 4 states
strongly not taken (00),
weakly not taken (01), weakly
taken (10), strongly taken
(11).

Predictor makes "taken"
prediction if counter is
in 10 or 11 states. When
branch is taken, counter
increments (unless it is at
11).

When branch is not taken,
counter decrements (unless
it is 00).

Instruction	X(i)	Outcome	Counter Before	Prediction	Counter After	Correct?
1	0	NT	00	NT	00	Y
2	0	T	00	NT	01	N
3	0	NT	01	NT	00	Y
4	0	T	00	NT	01	N
5	0	NT	01	NT	00	Y
6	0	T	00	NT	01	N
7	0	NT	01	NT	00	Y
8	0	T	00	NT	01	N
9	0	NT	01	NT	00	Y
10	0	T	00	NT	01	N
11	0	NT	01	NT	00	Y
12	0	T	00	NT	01	N
13	0	NT	01	NT	00	Y
14	0	T	00	NT	01	N
15	0	NT	01	NT	00	Y
16	0	T	00	NT	01	N
17	0	NT	01	NT	00	Y
18	0	T	00	NT	01	N
19	0	NT	01	NT	00	Y
20	0	T	00	NT	01	N
21	0	NT	01	NT	00	Y
22	0	T	00	NT	01	N
23	0	NT	01	NT	00	Y
24	0	T	00	NT	01	N
25	0	NT	01	NT	00	Y
26	0	T	00	NT	01	N
27	0	NT	01	NT	00	Y
28	0	T	00	NT	01	N
29	0	NT	01	NT	00	Y
30	0	T	00	NT	01	N
31	0	NT	01	NT	00	Y