WANJOHI ELVIS MUTHUMBI. SCT212-0043/2021 COMPUTER ARCHITECTURE. LAB 5.

LARE	
LAB.5.	2 22 20 20
(a) Cache Micr Rate	Miss Rate
CacheBlock	
	3x 40 96 = 10
Cache = 16384 256 Lines	
Lines 64 = 256 Lines	= 100%
700	
Array Sze	(b) Preudocede
Each Army LEKB = 256 lines	2 (1)
X & X : 409E elements X 4 At	for (11=0; 1144096; 11+=10)
18384 byter	101(1=11; 1211 +100th .)
356 5 0 1 1	X CIJ = X CIJ X Y CIJ + C
37e ach Plock each	A CONTRACTOR OF CONTRACTOR
Micrar	Miss Analysis
	Each Llock
" Cache line load X needs 256	4096 byter = 64 cack
liker the 256 misser	lines Just Et cacks
· Yes well	feach load :
256 + 256 = 512 compularyory	Cembritory
Wish	Since:
Conflic Misser	4096/64-64
X > Y map to each like	land 64 - 64
They exist each other	load 64 each
	X:64 milver
For Hoge Hemtion	Y:64 misser
Load X(i) & mics (ever X[im])	Total 1
read Acids with (Engl XED)	1919 Plackt
Storex [13 > mer (mute pace to	HOGE YOSH & H Places
MOJ)	All blocks
3 miez per loop	
	Y: 4x 64 = 250 miles
3x4096=12288	TXBU = 256 Mish
12285-512=11778	256 + 256 = 512 minus
	74.256
	= 4-2 %

10) Hardworre so lution solution: 2 way set Associative Cach. Instead of direct map, we sway cache Now 11+= 1000) descriptions 4; (++) XCIJ & YCIJ maride with 1+0; same i can revide in different ways in same set avoiding conflict Miser ache