
Controlador LCD

J. Emilio Soriano Campos A00829390

Este proyecto consistió en construir un controlador en VHDL para un display de cristal liquido de cuarzo de 16x2.



Contador de 12 bits


Para este proyecto solo fueron necesarios dos componentes : un contador de 12 bits y una ma2quina de estados. El contador lo diseñe de tal manera que al momento de llegar al ultimo numero posible por el contador este emitiría una señal de overflow el cual activaría la maquina de estados.

```
Nibrary ieee;
     use ieee.std_logic_1164.all;
    ⊟entity CNT12 is
        port (clk, rst : in std_logic;
               ov : out std_logic:
               count : out std_logic_vector(11 downto 0));
     end entity;
    □architecture CNT12_ARC of CNT12 is
         component masuno12 is
        port (A : in std_logic_vector(11 downto 0);
13
               ov : out std_logic;
               Z : out std_logic_vector(11 downto 0));
15
         end component;
16
        signal D, Q : std_logic_vector(11 downto 0);
17
        signal 0 : std_logic:
18
19
20
         beain
21
        I0: masuno12 port map (Q, O, D);
22
         count <= Q;
23
24
        P1 : process(clk, rst)
   25
26
            if rst = '0' then
            Q <= "000000000000";
elsif clk'event and clk = '1' then
28
29
               0 <= D:
30
               ov <= 0:
31
            end if:
32
         end process;
      end architecture:
```

Maquina de estados


Para la maquina de estados fueron necesarios 20 estados diferentes para poder emitir el mensaje "Hola! JESC". Fueron 7 estados para configurar el LCD, 10 estados para definir los caracteres que se querían mostrar, uno para volver a iniciar la maquina y un estado mas que iría entre cada cambio de estados.


```
library ieee;
     use ieee.std_logic_1164.all;
   ⊟entity LCD is
       RS, RW, E : out std_logic;
             data : out std_logic_vector(7 downto 0));
    end entity;
10
11
   □architecture LCD_ARC of LCD is
12
13
        type edos is (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16, S17, S18, w8);
14
        signal edo, edof, edox, edoy : edos := S0;
15
16
   beain
17
18
       P1: process (clk, rst, go)
19
           begin
20 🖨
          if rst = '0' then
21
             edo <= 50:
22
             edoy \leq SÓ;
23
          elsif clk'event and clk = '1' then
24
             if qo = '1' then
25
                edo <= edof:
26
                edoy <= edox;
27
             end if:
28
           end if:
29
        end process;
```




```
when S17 => RS <= '1';
RW <= '0';
153
154
                              E <= '1';
155
                              data <= X"43";
156
157
                               edox <= S18;
158
                              edof <= w8;
159
                 when S18 => RS <= '1';
RW <= '0';
160
161
                              E <= '1';
162
                              data <= X"10";
163
164
                               edox <= S7:
165
                              edof <= w8;
166
167
                 when w8 => RS <= '0';
                             RW <= '0':
168
                             E <= '0';
169
170
                             data <= X"00";
171
                             edof <= edoy;
172
173
                 when others => null;
174
              end case;
175
          end process;
176
       end architecture;
```

152








Top-level design

Una vez con la maquina de estados y el contador de 12 bits solo fue cuestión de conectar ambos componentes en un simple top-level design

```
library ieee;
     use ieee.std_logic_1164.all;
    ⊟entity LCD_toplvl is
        port (clk, rst : in std_logic;
              RS, RW, E : out std_logic;
              data : out std_logic_vector(7 downto 0));
 8
     end entity:
    □architecture LCD_toplvl_ARC of LCD_toplvl is
        component CNT12 is
        port (clk, rst : in std_logic;
12
              ov : out std_logic;
              count : out std_logic_vector(11 downto 0));
14
15
        end component;
16
        component LCD is
        port (clk, rst, go : in std_logic;
              cnt : in std_logic_vector(11 downto 0);
18
19
              RS, RW, E : out std_logic;
              data : out std_logic_vector(7 downto 0));
20
21
        end component;
22
23
        signal cont : std_logic_vector(11 downto 0);
24
        signal flag : std_logic;
25
26
        beain
27
        10 : CNT12 port map (clk, rst, flag, cont);
        I1 : LCD port map (clk, rst, flag, cont, RS, RW, E, data);
29
     end architecture:
```



Simulación

