


Controlador VGA

J. Emilio Soriano Campos A00829390

Este proyecto consistió en construir un controlador para VGA en VHDL el cual mostrara una cruz y un fondo ambos del color que quisiéramos.



Especificaciones

Las especificaciones para el proyecto eran las que se muestran en la imagen. En resumen, tendríamos un espacio de 800 X 525 pixeles dentro del cual habría un espacio de 640 X 480 pixeles de zona visible mientras que los demás pixeles serian el back y front porch de las sincronías horizontal y vertical.




Figure 3-22 VGA horizontal timing specification

Table 3-9 VGA Horizontal Timing Specification

VGA mode		Horizontal Timing Spec				
Configuration	Resolution(HxV)	a(pixel clock cycle)	b(pixel clock cycle)	c(pixel clock cycle)	d(pixel clock cycle)	Pixel clock(MHz)
VGA(60Hz)	640x480	96	48	640	16	25

Table 3-10 VGA Vertical Timing Specification

VGA mode		Vertical Timing Spec				
Configuration	Resolution(HxV)	a(lines)	b(lines)	c(lines)	d(lines)	Pixel clock(MHz)
VGA(60Hz)	640x480	2	33	480	10	25

Contadores en cascada

El primer paso para este proyecto fue construir dos contadores: uno de modulo 800 y otro de modulo 525 y que además el contador de modulo 525 solo avanzara cada vez que el contador de modulo 800 llegara a su valor final (799). Para esto hice dos contadores de 10 bits, uno de ellos solo contaría si recibía un 799 en binario.

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity CNT10 is
5   port (clk, rst : in std_logic;
6         count : out std_logic_vector(9 downto 0));
7 end entity;
8
9 architecture CNT10_ARC of CNT10 is
10   component MasUno10 is
11     port (A : in std_logic_vector(9 downto 0);
12          Z : out std_logic_vector(9 downto 0));
13   end component;
14
15   signal D, Q : std_logic_vector(9 downto 0);
16
17   begin
18     I0 : MasUno10 port map (Q, D);
19     count <= Q;
20
21     P1 : process(clk, rst)
22     begin
23       if rst = '0' then
24         Q <= "0000000000";
25       elsif clk'event and clk = '1' then
26         Q <= D;
27       end if;
28     end process;
29 end architecture;
```

<=

Contador
normal

=>

Contador
modificado

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity CNT10mod is
5   port (clk, rst : in std_logic;
6         go : in std_logic_vector(9 downto 0);
7         count : out std_logic_vector(9 downto 0));
8 end entity;
9
10 architecture CNT10mod_ARC of CNT10mod is
11   component MasUno10 is
12     port (A : in std_logic_vector(9 downto 0);
13          Z : out std_logic_vector(9 downto 0));
14   end component;
15
16   signal D, Q : std_logic_vector(9 downto 0);
17
18   begin
19     I0 : MasUno10 port map (Q, D);
20     count <= Q;
21
22     P1 : process(clk, rst)
23     begin
24       if rst = '0' then
25         Q <= "0000000000";
26       elsif clk'event and clk = '1' and go = "1100011111" then
27         Q <= D;
28       end if;
29     end process;
30 end architecture;
```

Contadores en cascada

Con ambos contadores de 10 bits listos ahora solo tenia que restringir uno a que contara hasta 800 y otro que solo contara hasta 525.

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity MOD800 is
5   port (clk, rst : in std_logic;
6         go : out std_logic_vector(9 downto 0);
7         count : out std_logic_vector(9 downto 0));
8 end entity;
9
10 architecture MOD800_ARC of MOD800 is
11   component CNT10 is
12     port (clk, rst : in std_logic;
13           count : out std_logic_vector(9 downto 0));
14   end component;
15
16   signal rst_int : std_logic;
17   signal Q : std_logic_vector(9 downto 0);
18
19   begin
20     IO : CNT10 port map (clk, rst_int, Q);
21
22     P1 : process (rst, Q)
23     begin
24       case rst is
25         when '0' => rst_int <= '0';
26         when others => if Q = "1100100000" then
27                           rst_int <= '0';
28                         else
29                           rst_int <= '1';
30                         end if;
31       end case;
32     end process;
33     count <= Q;
34     go <= Q;
35 end architecture;
```

<=
Contador
de modulo
800

=>
Contador
de modulo
525

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity MOD525 is
5   port (clk, rst : in std_logic;
6         go : in std_logic_vector(9 downto 0);
7         count : out std_logic_vector(9 downto 0));
8 end entity;
9
10 architecture MOD525_ARC of MOD525 is
11   component CNT10mod is
12     port (clk, rst : in std_logic;
13           go : in std_logic_vector(9 downto 0);
14           count : out std_logic_vector(9 downto 0));
15   end component;
16
17   signal rst_int : std_logic;
18   signal Q : std_logic_vector(9 downto 0);
19
20   begin
21     IO : CNT10mod port map (clk, rst_int, go, Q);
22
23     P1 : process (rst, Q)
24     begin
25       case rst is
26         when '0' => rst_int <= '0';
27         when others => if Q = "1000001101" then
28                           rst_int <= '0';
29                         else
30                           rst_int <= '1';
31                         end if;
32       end case;
33     end process;
34     count <= Q;
35 end architecture;
```



Sincronía vertical

Para saber en donde me encontraba verticalmente necesitaba construir una maquina de estados que tuviera 4 estados mas un estado IDLE. Estos estados dependerían del valor del contador modulo 525.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity v_sync is
5  port (clk, rst : in std_logic;
6        cnt : in std_logic_vector(9 downto 0);
7        v_signal : out std_logic);
8  end entity;
9
10 architecture v_sync_ARC of v_sync is
11
12     type ESTADOS is (S0, PS, BP, ZV, FP);
13     signal edo, edof : ESTADOS;
14
15     begin
16     p1 : process (clk, rst)
17     begin
18         if rst = '0' then
19             edo <= S0;
20         elsif clk'event and clk = '1' then
21             edo <= edof;
22         end if;
23     end process;
```

```
25
26 p2 : process (edo, cnt)
27 begin
28     case edo is
29     when S0 => if cnt = "000000000" then
30                     edof <= PS;
31                 else
32                     edof <= S0;
33                 end if;
34
35     when PS => if cnt = "000000010" then
36                     edof <= BP;
37                 else
38                     edof <= PS;
39                 end if;
40
41     when BP => if cnt = "0000100011" then
42                     edof <= ZV;
43                 else
44                     edof <= BP;
45                 end if;
46
47     when ZV => if cnt = "1000000011" then
48                     edof <= FP;
49                 else
50                     edof <= ZV;
51                 end if;
52
53     when FP => if cnt = "1000001100" then
54                     edof <= PS;
55                 else
56                     edof <= FP;
57                 end if;
58
59     when others => null;
60     end case;
61 end process;
```

```
62
63 p3 : process (edo)
64 begin
65     case edo is
66     when S0 => v_signal <= '0';
67
68     when PS => v_signal <= '0';
69
70     when BP => v_signal <= '1';
71
72     when ZV => v_signal <= '1';
73
74     when FP => v_signal <= '1';
75
76     when others => null;
77     end case;
78 end process;
79 end architecture;
```





Sincronía horizontal

Para la sincronía horizontal no solo necesitaría saber donde me encontraba horizontalmente sino que también verticalmente ya que esta maquina de estados definiría la salida de los valores para las entradas de RGB. Esta maquina de estados definía sus estados con el contador de modulo 800 pero definía lo que pintaría con ese mismo contador mas el contador de modulo 525.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity h_sync is
5  port (clk, rst : in std_logic;
6        cnt : in std_logic_vector(9 downto 0);
7        cnt2 : in std_logic_vector(9 downto 0);
8        h_signal : out std_logic;
9        r_signal : out std_logic_vector(3 downto 0);
10       g_signal : out std_logic_vector(3 downto 0);
11       b_signal : out std_logic_vector(3 downto 0));
12 end entity;
13
14 architecture h_sync_ARC of h_sync is
15
16     type ESTADOS is (S0, PS, BP, ZV, FP);
17     signal edo, edof : ESTADOS;
18
19     begin
20     p1 : process (clk, rst)
21     begin
22         if rst = '0' then
23             edo <= S0;
24         elsif clk'event and clk = '1' then
25             edo <= edof;
26         end if;
27     end process;
```

```
29
30 p2 : process (edo, cnt)
31 begin
32     case edo is
33     when S0 => if cnt = "0000000000" then
34         edof <= PS;
35     else
36         edof <= S0;
37     end if;
38
39     when PS => if cnt = "0001100000" then
40         edof <= BP;
41     else
42         edof <= PS;
43     end if;
44
45     when BP => if cnt = "0010010000" then
46         edof <= ZV;
47     else
48         edof <= BP;
49     end if;
50
51     when ZV => if cnt = "1100010000" then
52         edof <= FP;
53     else
54         edof <= ZV;
55     end if;
56
57     when FP => if cnt = "1100011111" then
58         edof <= PS;
59     else
60         edof <= FP;
61     end if;
62
63     when others => null;
64     end case;
65 end process;
```

```
67 p3 : process (edo, cnt)
68 begin
69     case edo is
70     when S0 => h_signal <= '0';
71                r_signal <= "0000";
72                g_signal <= "0000";
73                b_signal <= "0000";
74
75     when PS => h_signal <= '0';
76                r_signal <= "0000";
77                g_signal <= "0000";
78                b_signal <= "0000";
79
80     when BP => h_signal <= '1';
81                r_signal <= "0000";
82                g_signal <= "0000";
83                b_signal <= "0000";
84
85     when ZV => h_signal <= '1';
86                if cnt > "0110111100" and cnt < "0111100100" then
87                    r_signal <= "0000";
88                    g_signal <= "0000";
89                    b_signal <= "1111";
90                elsif cnt2 > "0011111111" and cnt2 < "0100100111" then
91                    r_signal <= "0000";
92                    g_signal <= "0000";
93                    b_signal <= "1111";
94                else
95                    r_signal <= "1111";
96                    g_signal <= "1111";
97                    b_signal <= "0000";
98                end if;
99
100    when FP => h_signal <= '1';
101                r_signal <= "0000";
102                g_signal <= "0000";
103                b_signal <= "0000";
104
105    when others => null;
106    end case;
107 end process;
108 end architecture;
```




Top-level design

Una vez que tenia todos los componentes solo fue cuestión de conectarlos. También fue necesario hacer un divisor de señal de reloj ya que la tarjeta solo tiene dos señales de 50 MHz y una de 10 MHz y yo necesitaba una de 25 MHz pero no considere necesario hacer otro componente para ese paso y en cambio esta instanciado al final de la arquitectura.

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity VGA is
5  port (clk, rst : in std_logic;
6        vga_h : out std_logic;
7        vga_v : out std_logic;
8        vga_r : out std_logic_vector(3 downto 0);
9        vga_g : out std_logic_vector(3 downto 0);
10       vga_b : out std_logic_vector(3 downto 0));
11 end entity;
12
13 architecture VGA_ARC of VGA is
14   component MOD800 is
15   port (clk, rst : in std_logic;
16        go : out std_logic_vector(9 downto 0);
17        count : out std_logic_vector(9 downto 0));
18   end component;
19   component MOD525 is
20   port (clk, rst : in std_logic;
21        go : in std_logic_vector(9 downto 0);
22        count : out std_logic_vector(9 downto 0));
23   end component;
24
25   component v_sync is
26   port (clk, rst : in std_logic;
27        cnt : in std_logic_vector(9 downto 0);
28        v_signal : out std_logic);
29   end component;
30   component h_sync is
31   port (clk, rst : in std_logic;
32        cnt : in std_logic_vector(9 downto 0);
33        cnt2 : in std_logic_vector(9 downto 0);
34        h_signal : out std_logic;
35        r_signal : out std_logic_vector(3 downto 0);
36        g_signal : out std_logic_vector(3 downto 0);
37        b_signal : out std_logic_vector(3 downto 0));
38   end component;
```

```
39
40   signal half_clk : std_logic;
41   signal cnt800, cnt525 : std_logic_vector(9 downto 0);
42   signal pulse : std_logic_vector(9 downto 0);
43
44   begin
45
46   I0 : MOD800 port map (half_clk, rst, pulse, cnt800);
47   I1 : MOD525 port map (half_clk, rst, pulse, cnt525);
48   I2 : v_sync port map (clk, rst, cnt525, vga_v);
49   I3 : h_sync port map (clk, rst, cnt800, cnt525, vga_h, vga_r, vga_g, vga_b);
50
51   P1 : process(clk)
52   begin
53     if clk'event and clk = '1' then
54       half_clk <= not half_clk;
55     end if;
56   end process;
57 end architecture;
```



Top-level design

La demostración del funcionamiento de este programa esta en el siguiente link: <https://youtu.be/9SZKdfC1Xu0>