
Controlador VGA

J. Emilio Soriano Campos A00829390

Este proyecto consistió en construir un controlador para VGA en VHDL el cual mostrara una cruz y un fondo ambos del color que quisiéramos.



Especificaciones

Las especificaciones para el proyecto eran las que se muestran en la imagen. En resumen, tendríamos un espacio de 800 X 525 pixeles dentro del cual habría un espacio de 640 X 480 pixeles de zona visible mientras que los demás pixeles serian el back y front porch de las sincronías horizontal y vertical.




Figure 3-22 VGA horizontal timing specification

Table 3-9 VGA Horizontal Timing Specification

VGA mode		Horizontal Timing Spec						
Configuration	Resolution(HxV)	a(pixel clock cycle)	b(pixel clock cycle)	c(pixel clock cycle)	d(pixel clock cycle)	Pixel clock(MHz)		
VGA(60Hz)	640x480	96	48	640	16	25		

Table 3-10 VGA Vertical Timing Specification

VGA mode		Vertical Timing Spec						
Configuration	Resolution(HxV)	a(lines)	b(lines)	c(lines)	d(lines)	Pixel clock(MHz)		
VGA(60Hz)	640x480	2	33	480	10	25		

Contadores en cascada

El primer paso para este proyecto fue construir dos contadores: uno de modulo 800 y otro de modulo 525 y que además el contador de modulo 525 solo avanzara cada vez que el contador de modulo 800 llegara a su valor final (799). Para esto hice dos contadores de 10 bits, uno de ellos solo contaría si recibía un 799 en binario.

```
library ieee;
      library ieee;
                                                                                                       use ieee.std_logic_1164.all;
      use ieee.std_logic_1164.all;
                                                                                                      ⊟entity CNT10mod is
    ⊟entity CNT10 is
                                                                                                           port (clk, rst : in std_logic;
         port (clk, rst : in std_logic;
                                                                                                                 go : in std_logic_vector(9 downto 0);
count : out std_logic_vector(9 downto 0));
                count : out std_logic_vector(9 downto 0));
      end entity:
                                                                                                       end entity:
    ⊟architecture CNT10_ARC of CNT10 is
                                                                                                     □architecture CNT10mod_ARC of CNT10mod is
          component MasUno10 is
                                                                    Contador
                                                                                                           component MasUno10 is
         port (A : in std_logic_vector(9 downto 0);
    Z : out std_logic_vector(9 downto 0));
11
                                                                                                           port (A : in std_logic_vector(9 downto 0);
    Z : out std_logic_vector(9 downto 0));
12
                                                                                                 13
                                                                    normal
13
          end component:
                                                                                                 14
                                                                                                           end component;
14
         signal D, Q : std_logic_vector(9 downto 0);
15
                                                                                                           signal D, Q : std_logic_vector(9 downto 0);
16
17
          beain
                                                                                  Contador
                                                                                                           begin
18
         I0 : MasUno10 port map (Q, D);
                                                                                                           I0 : MasUno10 port map (Q, D);
19
         count <= Q;
                                                                                                           count <= Q;
                                                                               modificado
20
21
         P1 : process(clk, rst)
                                                                                                           P1: process(clk, rst)
22
             begin
                                                                                                               beain
23
             if rst = '0' then
                                                                                                              if rst = '0' then
             Q <= "00000000000";
elsif clk'event and clk = '1' then
                                                                                                              Q \leftarrow "00000000000"; elsif clk'event and clk = '1' and go = "1100011111"then
24
25
                                                                                                                  Q \leq D;
                 Q \leq D;
                                                                                                 28
27
                                                                                                               end if:
             end if:
                                                                                                           end process;
28
         end process;
                                                                                                       end architecture:
      end architecture:
```

Contadores en cascada

Con ambos contadores de 10 bits listos ahora solo tenia que restringir uno a que contara hasta 800 y otro que solo contara hasta 525.

```
Nibrary ieee:
                                                                                             Nibrar∨ ieee:
     use ieee std_logic_1164.all;
                                                                                             use ieee.std_logic_1164.all;
                                                                                            ⊟entity MOD525 is
    ⊟entity MOD800 is
        port (clk, rst : in std_logic;
                                                                                                port (clk, rst : in std_logic;
                                                                                                       `go : in std_logic_vector(9 downto 0);
              go : out std_logic_vector(9 downto 0);
                                                                                                       count : out std_logic_vector(9 downto 0));
              count : out std_logic_vector(9 downto 0));
 8
     end entity;
                                                                                             end entity:
                                                                                            ⊟architecture MOD525_ARC of MOD525 is
    □architecture MOD800_ARC of MOD800 is
                                                                                                component CNT10mod is
        component CNT10 is
                                                                                        12
                                                                                                port (clk, rst : in std_logic;
12
        port (clk, rst : in std_logic;
                                                                                        13
              count : out std_logic_vector(9 downto 0)); Contador
                                                                                                       go : in std_logic_vector(9 downto 0);
13
                                                                                        14
                                                                                                       count : out std_logic_vector(9 downto 0));
14
        end component:
                                                           de modulo
                                                                                        15
15
                                                                                                end component;
                                                                                        16
        signal rst_int : std_logic;
16
                                                                                        17
                                                                                                signal rst_int : std_logic;
17
        signal Q : std_logic_vector(9 downto 0);
                                                           800
                                                                                        18
18
                                                                                                signal Q : std_logic_vector(9 downto 0);
19
        begin
                                                                                   =>
                                                                                        20
20
        I0 : CNT10 port map (clk, rst_int, Q);
                                                                                                 beain
21
                                                                                                I0 : CNT10mod port map (clk, rst_int, go, Q);
                                                                          Contador
22
        P1 : process (rst, Q)
                                                                                                P1: process (rst, Q)
23
           begin
                                                                        de modulo
24
   ≐
                                                                                                    begin
           case rst is
              when '0' => rst_int <= '0';
when others => if Q = "1100100000" then
                                                                                        25
25
                                                                                                   case rst is
                                                                                        26
27
                                                                                                       when '0' => rst_int <= '0';
26
   when others => if Q = "1000001101" then
27
                                 rst_int <= '0';
                                                                                                                         rst_int <= '0':
                                                                                        28
28
                                                                                        29
29
                                 rst_int <= '1';
                                                                                        30
30
                              end if:
                                                                                                                         rst_int <= '1';
                                                                                        31
                                                                                                                      end if:
31
            end case;
                                                                                        32
32
        end process:
                                                                                                    end case;
                                                                                        33
33
        count <= Q;
                                                                                                 end process;
34
                                                                                                count <= 0:
        qo \ll Q;
                                                                                             end architecture:
     end architecture;
```


Sincronía vertical

Para saber en donde me encontraba verticalmente necesitaba construir una maquina de estados que tuviera 4 estados mas un estado IDLE. Estos estados dependerían del valor del contador modulo 525.

```
Tibrary ieee;
     use ieee.std_logic_1164.all;
 3
    ⊟entity v_sync is
        port (clk, rst : in std_logic;
               cnt : in std_logic_vector(9 downto 0);
 6
               v_signal : out std_logic);
 8
     end entity:
 9
    □architecture v_sync_ARC of v_sync is
11
12
13
        type ESTADOS is (SO, PS, BP, ZV, FP);
        signal edo, edof : ÉSTADOS;
14
15
        beain
16
        p1: process (clk, rst)
17
            if rst = '0' then
18
    \dot{\Box}
19
               edo <= S0:
20
            elsif clk'event and clk = '1' then
21
               edo <= edof:
22
            end if:
         end process;
```

```
26
         p2 : process (edo, cnt)
27
28
            case edo is
29
               when S0 => if cnt = "0000000000" then
    30
                               edof <= PS:
31
                            else
32
                               edof <= S0;
33
                            end if:
34
35
               when PS => if cnt = "0000000010" then
36
                               edof <= BP:
37
                            else
38
                               edof <= PS;
39
                            end if;
40
41
               when BP => if cnt = "0000100011" then
42
                               edof <= ZV:
43
                            else
44
                               edof <= BP;
45
                            end if:
46
47
               when ZV => if cnt = "1000000011" then
48
                               edof <= FP:
49
                            else
50
                               edof <= ZV:
51
                            end if:
52
53
               when FP => if cnt = "1000001100" then
54
                               edof <= PS:
55
56
                               edof <= FP;
57
                            end if;
58
59
               when others => null:
60
            end case:
61
         end process;
```


```
62
63
          p3 : process (edo)
    begin
64
65
             case edo is
                 when S0 => v_signal <= '0';
66
67
68
                 when PS \Rightarrow v_signal \Leftarrow '0';
69
70
                 when BP \Rightarrow v_signal \Leftarrow '1';
71
72
                 when ZV \Rightarrow v_signal \ll '1';
73
74
                 when FP => v_signal <= '1';
75
76
                 when others => null:
77
              end case:
78
          end process:
79
     Lend architecture:
```



Sincronía horizontal

Para la sincronía horizontal no solo necesitaría saber donde me encontraba horizontalmente sino que también verticalmente ya que esta maquina de estados definiría la salida de los valores para las entradas de RGB. Esta maquina de estados definía sus estados con el contador de modulo 800 pero definía lo que pintaría con ese mismo contador mas el contador de modulo 525.

```
p3 : process (edo, cnt)
       library ieee;
                                                                          30
      use ieee.std_logic_1164.all;
                                                                              p2 : process (edo, cnt)
                                                                                                                                        69
                                                                                                                                                   case edo is
                                                                          31
                                                                                       begin
                                                                                                                                        70
                                                                                                                                                      when S0 \Rightarrow h_signal \iff '0':
    ⊟entity h_sync is
                                                                          32
                                                                              ≐
                                                                                       case edo is
                                                                                                                                                                 r_signal <= "0000"
                                                                                          when S0 => if cnt = "0000000000" then
                                                                          33
                                                                              port (clk, rst : in std_logic;
                                                                                                                                                                 g_signal <= "0000"
                                                                                                                                        72
                                                                          34
35
                                                                                                           edof <= PS;
                 cnt : in std_logic_vector(9 downto 0);
cnt2 : in std_logic_vector(9 downto 0);
                                                                                                                                        73
                                                                                                                                                                 b_signal <= "0000"
                                                                                                        else
                                                                                                                                        74
                                                                              36
                                                                                                                                        75
                                                                                                                                                      when PS \Rightarrow h_signal \Leftarrow '0';
                                                                                                           edof <= S0:
                 h_signal : out std_logic;
                                                                                                                                                                 r_signal <= "0000"
                                                                                                                                       76
                                                                          37
                                                                                                        end if;
 9
                 r_signal : out std_logic_vector(3 downto 0);
                                                                                                                                        77
                                                                                                                                                                 g_signal <= "0000"
                                                                          38
                 g_signal : out std_logic_vector(3 downto 0);
10
                                                                                                                                        78
                                                                                                                                                                 b_signal <= "0000"
                                                                          39
                                                                              Ė
                                                                                          when PS => if cnt = "0001100000" then
                                                                                                                                        79
11
                 b_signal : out std_logic_vector(3 downto 0));
                                                                          40
                                                                                                           edof <= BP;
                                                                                                                                        80
                                                                                                                                                      when BP \Rightarrow h_{signal} \leftarrow 1';
12
      end entity;
                                                                          41
                                                                              else
                                                                                                                                        81
                                                                                                                                                                 r_signal <= "0000"
13
                                                                          42
                                                                                                           edof <= PS;
                                                                                                                                                                 g_signal <= "0000"
                                                                                                                                        82
14
    □architecture h_sync_ARC of h_sync is
                                                                          43
                                                                                                        end if:
                                                                                                                                        83
                                                                                                                                                                 b_signal <= "0000"
15
                                                                                                                                        84
                                                                          44
16
                                                                                                                                        85
                                                                                                                                                      when ZV => h_signal <= '1';
    if cnt > "0110111100" and cnt < "0111100100" then</pre>
          type ESTADOS is (SO, PS, BP, ZV, FP);
                                                                          45
                                                                                          when BP => if cnt = "0010010000" then
17
                                                                                                                                        86
          signal edo, edof : ÉSTADOS;
                                                                          46
                                                                                                           edof <= ZV;
                                                                                                                                        87
                                                                                                                                                                    r_signal <= "0000"
18
                                                                          47
                                                                                                                                                                    g_signal <= "0000"
                                                                                                                                        88
19
20
                                                                          48
                                                                                                           edof <= BP:
                                                                                                                                                                    b_signal <= "1111"
                                                                                                                                        89
                                                                                                                                                                  elsif cnt2 > "00111111111" and cnt2 < "01001001111" then
          p1: process (clk, rst)
                                                                          49
                                                                                                        end if:
                                                                                                                                        90
21
                                                                          50
                                                                                                                                        91
                                                                                                                                                                    r_signal <= "0000"
                                                                                                                                        92
93
                                                                                                                                                                    g_signal <= "0000"
22
             if rst = '0' then
                                                                          51
52
                                                                                          when ZV => if cnt = "1100010000" then
                                                                                                                                                                    b_signal <= "1111"
23
24
25
                 edo <= S0;
                                                                                                           edof <= FP;
                                                                                                                                        94
                                                                          53
                                                                                                        else
             elsif clk'event and clk = '1' then
                                                                                                                                        95
                                                                                                                                                                    r_signal <= "1111";
                                                                          54
                                                                                                           edof <= ZV;
                 edo <= edof;
                                                                                                                                                                    g_signal <= "1111"
                                                                                                                                        96
                                                                          55
                                                                                                        end if:
                                                                                                                                                                    b_signal <= "0000"
             end if:
                                                                          56
                                                                                                                                                                  end if:
          end process:
                                                                          57
                                                                                          when FP => if cnt = "1100011111" then
                                                                                                                                       99
                                                                          58
                                                                                                                                       100
                                                                                                                                                      when FP => h_signal <= '1';
                                                                                                           edof <= PS:
                                                                                                                                                                 r_signal <= "0000":
                                                                                                                                      101
                                                                          59
                                                                                                                                      102
                                                                                                                                                                 g_signal <= "0000";
                                                                          60
                                                                                                           edof <= FP:
                                                                                                                                                                 b_signal <= "0000";
                                                                                                                                      103
                                                                          61
                                                                                                        end if:
                                                                                                                                      104
                                                                          62
                                                                                                                                      105
                                                                                                                                                      when others => null:
                                                                          63
                                                                                          when others => null:
                                                                                                                                      106
                                                                                                                                                   end case;
                                                                          64
                                                                                       end case:
                                                                                                                                                end process:
                                                                          65
                                                                                                                                            lend architecture;
                                                                                   end process:
```




Top-level design

Una vez que tenia todos los componentes solo fue cuestión de conectarlos. También fue necesario hacer un divisor de señal de reloj ya que la tarjeta solo tiene dos señales de 50 MHz y una de 10 MHz y yo necesitaba una de 25 MHz pero no considere necesario hacer otro componente para ese paso y en cambio esta instanciado al final de la arquitectura.

```
library ieee;
       use ieee.std_logic_1164.all;
     ⊟entity VGA is
          port (clk, rst : in std_logic;
 6
                  vga_h : out std_logic;
                  vga_v : out std_logic;
                 vga_r : out std_logic_vector(3 downto 0);
vga_g : out std_logic_vector(3 downto 0);
                  vga_b : out std_logic_vector(3 downto 0));
11
      end entity;
12
     □architecture VGA_ARC of VGA is
          component MOD800 is
          port (clk, rst : in std_logic;
                 `go : out std_logic_vector(9 downto 0);
17
                 count : out std_logic_vector(9 downto 0));
           end component;
          component MOD525 is
          port (clk, rst : in std_logic;
    go : in std_logic_vector(9 downto 0);
21
22
23
                 count : out std_logic_vector(9 downto 0));
           end component;
24
25
26
          component v_sync is
          port (clk, rst : in std_logic;
                  cnt : in std_logic_vector(9 downto 0);
27
28
29
                  v_signal : out std_logic);
           end component;
30
31
32
33
34
35
36
37
          component h_sync is
          port (clk, rst : in std_logic;
                  cnt': in std_logic_vector(9 downto 0);
                  cnt2 : in std_logic_vector(9 downto 0);
                  h_signal : out std_logic;
                 r_signal : out std_logic_vector(3 downto 0);
g_signal : out std_logic_vector(3 downto 0);
b_signal : out std_logic_vector(3 downto 0));
           end component:
```

```
signal half_clk : std_logic;
        signal cnt800, cnt525 : std_logic_vector(9 downto 0);
41
        signal pulse : std_logic_vector(9 downto 0);
43
        begin
45
        IO : MOD800 port map (half_clk, rst, pulse, cnt800);
        I1 : MOD525 port map (half_clk, rst, pulse, cnt525);
        I2 : v_sync port map (clk, rst, cnt525, vga_v);
        I3 : h_svnc port map (clk, rst, cnt800, cnt525, vga_h, vga_r, vga_g, vga_b);
49
50
51
        P1 : process(clk)
52
    if clk'event and clk = '1' then
53
54
              half_clk <= not half_clk:
55
           end if:
56
        end process:
     end architecture:
```



Top-level design

La demostración del funcionamiento de este programa esta en el siguiente link: https://youtu.be/9SZKdfC1Xu0