
Actividad 3.1 Semáforo

J. Emilio Soriano Campos


Este problema consistió en construir un autómata en VHDL basándonos en una máquina de estados de Moore que representara el funcionamiento de un semáforo. Además el semáforo tenia que tenerla posibilidad de mostrar diferentes tiempos para los semáforos. El orden de los estados es el siguiente:

Análisis del problema




Mi solución consistió en crear un contador modulo 32 para dividir los 6 estados entre los 32 espacios que me brinda el contador. Para el modulo 32 necesite construir primero un sumador de 8 bits ya que 32 representado en binario tiene 6 bits de tamaño. Despues tuve que construir un contador de 8 bits y finalmente usar ambos para construir el modulo 32.

```
⊟-- J. Emilio Soriano Campos
                                                            ⊟-- J. Emilio Soriano Campos
                                                                                                                             ⊟-- J. Emilio Soriano Campos
                                                                                                                              L-- Contador de modulo 32
                                                            L'-- Contador de 8 bits
    L-- Sumador de 8 bits
                                                                                                                              library ieee;
                                                             library ieee;
     library ieee;
                                                                                                                              use ieee.std_logic_1164.all;
                                                             use ieee.std_logic_1164.all;
     use ieee.std_logic_1164.all;
                                                                                                                             ⊟entity MOD32 is
                                                            ⊟entity CNT8 is
   ⊟entity MASUNO8 is
                                                                                                                                 port (clk, rst : in std_logic;
                                                                 port (clk, rst : in std_logic;
        port (A : in std_logic_vector(7 downto 0);
                                                                                                                                        count : out std_logic_vector(7 downto 0));
                                                                        count : out std_logic_vector(7 downto 0));
                                                                                                                              end entity;
              Z : out std_logic_vector(7 downto 0));
                                                              end entity:
     end entity;
                                                                                                                             ⊟architecture MOD32_ARC of MOD32 is
                                                        10
                                                                                                                                  component CNT8 is
                                                            □architecture CNT8_ARC of CNT8 is
    □architecture MASUNO8_ARC of MASUNO8 is
                                                                                                                                  port (clk, rst : in std_logic;
                                                                 component MASUNO8 is
12
        component HA is
                                                                                                                                        count : out std_logic_vector(7 downto 0));
                                                                                                                        14
                                                       13
                                                            port (A : in std_logic_vector(7 downto 0);
13
14
        port (A, B : in std_logic;
                                                                                                                        15
                                                                                                                                  end component:
                                                       14
                                                                        Z : out std_logic_vector(7 downto 0));
                                                                                                                        16
              s, Co : out std_logic );
                                                        15
                                                                                                                        17
                                                                 end component;
                                                                                                                                  signal rst_int : std_logic;
15
        end component;
                                                                                                                        18
                                                                                                                                 signal Q : std_logic_vector(7 downto 0);
                                                       16
16
                                                                                                                        19
                                                                 signal D, Q : std_logic_vector(7 downto 0);
17
        signal C : std_logic_vector(7 downto 1);
                                                                                                                        20
                                                        18
18
                                                                                                                        21
                                                                                                                                 10 : CNT8 port map (clk, rst_int, Q);
                                                       19
                                                                 begin
19
        begin
                                                                                                                        22
                                                        20
                                                                 10 : MASUNO8 port map (Q, D);
20
        IO: HA port map (A(0), '1', Z(0), C(1));
                                                                                                                                  P1: process (rst, Q)
                                                        21
        I1 : HA port map (A(1), C(1), Z(1), C(2)); I3 : HA port map (A(2), C(2), Z(2), C(3));
                                                                                                                                     begin
                                                                 count <= Q;
21
                                                        22
                                                                                                                                     case rst is
22
                                                                                                                        26
                                                                                                                                        when '0' => rst_int <= '0';
                                                        23
        I4: HA port map (A(3), C(3), Z(3), C(4));
I5: HA port map (A(4), C(4), Z(4), C(5));
                                                                 P1 : process(clk, rst)
23
                                                                                                                                        when others \Rightarrow if Q = "001000000" then
24
                                                                    begin
                                                                                                                                                           rst_int <= '0';
                                                       25
                                                                    if rst = '0' then
25
        16 : HA port map (A(5), C(5), Z(5), C(6));
                                                                                                                         29
                                                        26
                                                                        Q <= "000000000";
        I7: HA port map (A(6), C(6), Z(6), C(7));
26
                                                                                                                        30
                                                                                                                                                           rst_int <= '1';
                                                                    elsif clk'event and clk = '1' then
                                                                                                                        31
27
                                                                                                                                                        end if:
                                                                                                                        32
                                                        28
                                                                        Q \leq D:
                                                                                                                                     end case;
        z(7) \le A(7) \times C(7);
                                                                                                                        33
                                                        29
                                                                    end if:
                                                                                                                                  end process;
     end architecture;
                                                                                                                        34
                                                                                                                                  count <= Q;
                                                                 end process;
                                                                                                                              Lend architecture;
                                                              end architecture:
```




Después de haber construido el módulo 32 ahora podía empezar a construir la maquina de estados de tipo Moore para definir los diferentes estados para las "luces" del semáforo y así fue como quedo:

```
⊟-- J. Emilio Soriano Campos
                                                            33
34
35
                                                                     p2: process (edo, cnt)
                                                                                                                                         75
    L'-- Maguina de estados de tipo Moore para semaforo
                                                                                                                                                  p3: process (edo)
                                                                        begin
                                                                                                                                         76
                                                                                                                                                     beain
     library ieee;
                                                                        case edo is
                                                                                                                                         77
                                                                                                                                                     case edo is
     use ieee.std_logic_1164.all;
                                                             36
37
                                                                            when S0 => if cnt = "00000000" then
                                                                                                                                                         when S0 => E0 <= "0000":
                                                                                           edof <= 50;
                                                                                                                                                                    OE <= "0000":
                                                                                                                                         79
   ⊟entity semaforo is
                                                             38
                                                                                                                                                                     NS <= "000"
                                                                                                                                         80
                                                             39
        port (clk, rst : in std_logic;
                                                                                           edof <= S1;
                                                                                                                                                                     SN <= "000"
                                                                                                                                         81
                                                            40
                                                                                        end if;
              cnt : in std_logic_vector(7 downto 0);
                                                                                                                                         82
                                                                           when S1 => if cnt > "00000000" and cnt < "00000111" then
                                                            41
              EO, OE : out std_logic_vector(3 downto 0);
                                                                                                                                                        when S1 => E0 <= "1000"
                                                                                           edof <= S1:
                                                                                                                                         84
                                                                                                                                                                    OE <= "1000"
              NS, SN : out std_logic_vector(2 downto 0));
                                                            43
                                                                                                                                         85
                                                                                                                                                                    NS <= "001":
11
                                                            44
                                                                                           edof <= S2:
                                                                                                                                         86
                                                                                                                                                                    SN <= "001"
12
                                                            45
                                                                                        end if:
                                                                           when S2 => if cnt > "00001000" and cnt < "00001011" then
    □architecture semaforo_ARC of semaforo is
                                                                                                                                                        when S2 => E0 <= "0100":
                                                                                           edof <= S2:
        component MOD32 is
                                                                                                                                                                    OE <= "0100"
                                                            48
        port (clk, rst : in std_logic;
                                                                                                                                                                    NS <= "001";
                                                                                                                                         90
                                                            49
                                                                                           edof <= S3;
16
              count : out std_logic_vector(7 downto 0));
                                                                                                                                         91
                                                                                                                                                                     SN <= "001"
                                                            50
                                                                                        end if:
                                                                                                                                         92
17
        end component:
                                                                           when S3 => if cnt > "00001100" and cnt < "00001111" then
                                                            51
                                                                                                                                         93
                                                                                                                                                        when S3 => E0 <= "0001":
18
                                                            52
53
                                                                                           edof <= S3:
                                                                                                                                         94
                                                                                                                                                                    OE <= "0010"
19
        type ESTADOS is (S0, S1, S2, S3, S4, S5, S6);
                                                                                                                                                                     NS <= "001":
                                                                                                                                         95
                                                             54
20
        signal edo, edof : ESTADOS;
                                                                                           edof <= S4:
                                                                                                                                         96
                                                                                                                                                                     SN <= "001"
                                                            55
                                                                                        end if;
21
                                                                           when S4 => if cnt > "00010000" and cnt < "00010111" then
                                                            56
22
                                                                                                                                                        when S4 => E0 <= "0010":
                                                            57
                                                                                           edof <= S4:
        p1: process (clk, rst)
23
                                                                                                                                                                    OE <= "0010"
                                                             58
                                                                                                                                                                    NS <= "100":
24
                                                                                                                                        100
           begin
                                                            59
                                                                                           edof <= S5;
                                                                                                                                        101
                                                                                                                                                                     SN <= "100"
           if rst = '0' then
                                                            60
                                                                           end if;
when S5 => if cnt > "00011000" and cnt < "00011011" then
                                                                                                                                        102
                                                            61
               edo <= 50:
                                                                                                                                        103
                                                                                                                                                        when S5 => E0 <= "0010"
                                                            62
                                                                                           edof <= S5;
           elsif clk'event and clk = '1' then
27
                                                                                                                                        104
                                                                                                                                                                    OE <= "0010"
                                                            63
              edo <= edof:
                                                            64
                                                                                           edof <= S6:
                                                                                                                                        105
                                                                                                                                                                    NS <= "010":
29
           end if:
                                                            65
                                                                                                                                                                     SN <= "010"
                                                                                        end if;
                                                                                                                                        106
30
                                                                           when S6 => if cnt > "00011100" and cnt < "00011111" then
        end process:
                                                            66
                                                                                                                                       107
31
                                                            67
                                                                                                                                        108
                                                                                                                                                        when S6 => E0 <= "0010":
                                                                                           edof <= S6:
                                                            68
                                                                                                                                                                    OE <= "0001":
                                                                                                                                        109
                                                                                                                                                                     NS <= "001"
                                                            69
                                                                                           edof <= S1:
                                                                                                                                        110
                                                            70
                                                                                                                                                                     SN <= "001"
                                                                                        end if:
                                                                                                                                        111
                                                            71
                                                                           when others => null;
                                                                                                                                                        when others => null:
                                                                                                                                        112
                                                             72
                                                                        end case:
                                                                                                                                        113
                                                                                                                                                     end case:
                                                            73
                                                                     end process:
                                                                                                                                        114
                                                                                                                                                  end process:
                                                                                                                                        115
                                                                                                                                              Lend architecture:
                                                                                                                                       116
```




Para definir el tiempo que tenia que tener cada estado dependiendo del "tiempo del día" cree un multiplexor que recibía 3 bits y regresaba 6 variables a las que se les asignaba un valor dependiendo de la combinación de los 3 bits de entrada

```
library ieee;
          use ieee.std_logic_1164.all;
       ⊟entity mux_sem is
 4
5
6
                port (input : in std_logic_vector(2 downto 0);
                           T1, T2, T3, T4, T5, T6 : out std_logic_vector(4 downto 0));
          end entity;
       □architecture mux_sem_ARC of mux_sem is
10
                begin
11
                p1 : process(input)
12
                      begin
13
                      case input is
                           when "001" => T1 <= "00101"; T2 <= "01010"; T3 <= "10000"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111"; when "010" => T1 <= "01001"; T2 <= "01110"; T3 <= "10011"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111"; when "011" => T1 <= "01000"; T2 <= "01101"; T3 <= "10001"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111"; when "100" => T1 <= "00111"; T2 <= "01011"; T3 <= "01111"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111"; when "101" => T1 <= "00111"; T2 <= "01010"; T3 <= "01111"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111";
14
15
16
17
18
                            when others => null:
19
20
                      end case:
21
                end process;
          end architecture:
```



Con esto ya solo tenia que conectar el multiplexor y el contador modulo 32 a la maquina de estados para que funcionara por su cuenta:

```
⊟-- J. Emilio Soriano Campos
    L-- Semaforo automata
     library ieee;
     use ieee.std_logic_1164.all:
    ⊟entity semaforo_final is
        port (clk, rst, start, noct : in std_logic;
               horario : in std_logic_vector(2 downto 0);
               EO, OE : out std_logic_vector(3 downto 0);
NS, SN : out std_logic_vector(2 downto 0));
11
     end entity;
12
13
    □architecture semaforo_final_ARC of semaforo_final is
         component MOD32 is
15
        port (clk, rst : in std_logic;
16
               count : out std_logic_vector(7 downto 0));
17
         end component:
18
        component mux_sem is
        port (input : in std_logic_vector(2 downto 0);
19
    20
               T1, T2, T3, T4, T5, T6 : out std_logic_vector(4 downto 0));
21
         end component;
        component semaforo is
23
        port (clk, rst, start, noct : in std_logic;
24
               T1, T2, T3, T4, T5, T6 : in std_logic_vector(4 downto 0);
25
               cnt : in std_logic_vector(4 downto 0);
               EO, OE : out std_logic_vector(3 downto 0);
NS, SN : out std_logic_vector(2 downto 0));
26
27
28
         end component;
29
30
        signal contador : std_logic_vector(7 downto 0);
        signal TI1, TI2, TI3, TI4, TI5, TI6: std_logic_vector(4 downto 0);
31
32
33
         beain
34
        10 : MOD32 port map (clk, rst, contador);
35
        I1 : mux_sem port map (horario, TI1, TI2, TI3, TI4, TI5, TI6);
        I2: semaforo port map (clk, rst, start, noct, TI1, TI2, TI3, TI4, TI5, TI6, contador(4 downto 0), E0, OE, NS, SN);
     end architecture;
```



La simulación quedo de esta manera:

