


# Actividad 3.1 Semáforo

J. Emilio Soriano Campos

Este problema consistió en construir un autómata en VHDL basándonos en una máquina de estados de Moore que representara el funcionamiento de un semáforo. Además el semáforo tenía que tener la posibilidad de mostrar diferentes tiempos para los semáforos. El orden de los estados es el siguiente:

## Análisis del problema



Mi solución consistió en crear un contador modulo 32 para dividir los 6 estados entre los 32 espacios que me brinda el contador. Para el modulo 32 necesite construir primero un sumador de 8 bits ya que 32 representado en binario tiene 6 bits de tamaño. Despues tuve que construir un contador de 8 bits y finalmente usar ambos para construir el modulo 32.

```

1  -- J. Emilio Soriano Campos
2  -- Sumador de 8 bits
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity MASUN08 is
7  port (A : in std_logic_vector(7 downto 0);
8       Z : out std_logic_vector(7 downto 0));
9  end entity;
10
11 architecture MASUN08_ARC of MASUN08 is
12 component HA is
13 port (A, B : in std_logic;
14      s, Co : out std_logic);
15 end component;
16
17 signal C : std_logic_vector(7 downto 1);
18
19 begin
20 I0 : HA port map (A(0), '1', Z(0), C(1));
21 I1 : HA port map (A(1), C(1), Z(1), C(2));
22 I2 : HA port map (A(2), C(2), Z(2), C(3));
23 I3 : HA port map (A(3), C(3), Z(3), C(4));
24 I4 : HA port map (A(4), C(4), Z(4), C(5));
25 I5 : HA port map (A(5), C(5), Z(5), C(6));
26 I6 : HA port map (A(6), C(6), Z(6), C(7));
27
28 z(7) <= A(7) xor C(7);
29 end architecture;

```

```


1  -- J. Emilio Soriano Campos
2  -- Contador de 8 bits
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity CNT8 is
7  port (clk, rst : in std_logic;
8       count : out std_logic_vector(7 downto 0));
9  end entity;
10
11 architecture CNT8_ARC of CNT8 is
12 component MASUN08 is
13 port (A : in std_logic_vector(7 downto 0);
14      Z : out std_logic_vector(7 downto 0));
15 end component;
16
17 signal D, Q : std_logic_vector(7 downto 0);
18
19 begin
20 I0 : MASUN08 port map (Q, D);
21 count <= Q;
22
23 P1 : process(clk, rst)
24 begin
25 if rst = '0' then
26 Q <= "00000000";
27 elsif clk'event and clk = '1' then
28 Q <= D;
29 end if;
30 end process;
31 end architecture;

```


```

1  -- J. Emilio Soriano Campos
2  -- Contador de modulo 32
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity MOD32 is
7  port (clk, rst : in std_logic;
8       count : out std_logic_vector(7 downto 0));
9  end entity;
10
11 architecture MOD32_ARC of MOD32 is
12 component CNT8 is
13 port (clk, rst : in std_logic;
14      count : out std_logic_vector(7 downto 0));
15 end component;
16
17 signal rst_int : std_logic;
18 signal Q : std_logic_vector(7 downto 0);
19
20 begin
21 I0 : CNT8 port map (clk, rst_int, Q);
22
23 P1 : process (rst, Q)
24 begin
25 case rst is
26 when '0' => rst_int <= '0';
27 when others => if Q = "00100000" then
28 rst_int <= '0';
29 else
30 rst_int <= '1';
31 end if;
32 end case;
33 end process;
34 count <= Q;
35 end architecture;
36


```



Mod 32



Contador de 8 bits



Sumador de 8 bits

Después de haber construido el módulo 32 ahora podía empezar a construir la maquina de estados de tipo Moore para definir los diferentes estados para las “luces” del semáforo y así fue como quedo:

```

1  -- J. Emilio Soriano Campos
2  -- Maquina de estados de tipo Moore para semaforo
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity semaforo is
7  port (clk, rst : in std_logic;
8        cnt : in std_logic_vector(7 downto 0);
9        EO, OE : out std_logic_vector(3 downto 0);
10       NS, SN : out std_logic_vector(2 downto 0));
11 end entity;
12
13 architecture semaforo_ARC of semaforo is
14 component MOD32 is
15 port (clk, rst : in std_logic;
16       count : out std_logic_vector(7 downto 0));
17 end component;
18
19 type ESTADOS is (S0, S1, S2, S3, S4, S5, S6);
20 signal edo, edof : ESTADOS;
21
22 begin
23 p1 : process (clk, rst)
24 begin
25 if rst = '0' then
26 edo <= S0;
27 elsif clk'event and clk = '1' then
28 edo <= edof;
29 end if;
30 end process;
31

```

```


32
33 p2 : process (edo, cnt)
34 begin
35 case edo is
36 when S0 => if cnt = "00000000" then
37 edof <= S0;
38 else
39 edof <= S1;
40 end if;
41 when S1 => if cnt > "00000000" and cnt < "00000111" then
42 edof <= S1;
43 else
44 edof <= S2;
45 end if;
46 when S2 => if cnt > "00001000" and cnt < "00001011" then
47 edof <= S2;
48 else
49 edof <= S3;
50 end if;
51 when S3 => if cnt > "00001100" and cnt < "00001111" then
52 edof <= S3;
53 else
54 edof <= S4;
55 end if;
56 when S4 => if cnt > "00010000" and cnt < "00010111" then
57 edof <= S4;
58 else
59 edof <= S5;
60 end if;
61 when S5 => if cnt > "00011000" and cnt < "00011011" then
62 edof <= S5;
63 else
64 edof <= S6;
65 end if;
66 when S6 => if cnt > "00011100" and cnt < "00011111" then
67 edof <= S6;
68 else
69 edof <= S1;
70 end if;
71 when others => null;
72 end case;
73 end process;
74

```

```


75
76 p3 : process (edo)
77 begin
78 case edo is
79 when S0 => EO <= "0000";
80 OE <= "0000";
81 NS <= "000";
82 SN <= "000";
83
84 when S1 => EO <= "1000";
85 OE <= "1000";
86 NS <= "001";
87 SN <= "001";
88
89 when S2 => EO <= "0100";
90 OE <= "0100";
91 NS <= "001";
92 SN <= "001";
93
94 when S3 => EO <= "0001";
95 OE <= "0010";
96 NS <= "001";
97 SN <= "001";
98
99 when S4 => EO <= "0010";
100 OE <= "0010";
101 NS <= "100";
102 SN <= "100";
103
104 when S5 => EO <= "0010";
105 OE <= "0010";
106 NS <= "010";
107 SN <= "010";
108
109 when S6 => EO <= "0010";
110 OE <= "0001";
111 NS <= "001";
112 SN <= "001";
113 when others => null;
114 end case;
115 end process;
116 end architecture;

```



Para definir el tiempo que tenía que tener cada estado dependiendo del “tiempo del día” cree un multiplexor que recibía 3 bits y regresaba 6 variables a las que se les asignaba un valor dependiendo de la combinación de los 3 bits de entrada

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux_sem is
5  port (input : in std_logic_vector(2 downto 0);
6       T1, T2, T3, T4, T5, T6 : out std_logic_vector(4 downto 0));
7  end entity;
8
9  architecture mux_sem_ARC of mux_sem is
10 begin
11     p1 : process(input)
12     begin
13         case input is
14             when "001" => T1 <= "00101"; T2 <= "01010"; T3 <= "10000"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111";
15             when "010" => T1 <= "01001"; T2 <= "01110"; T3 <= "10011"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111";
16             when "011" => T1 <= "01000"; T2 <= "01101"; T3 <= "10001"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111";
17             when "100" => T1 <= "00111"; T2 <= "01011"; T3 <= "01111"; T4 <= "10101"; T5 <= "11010"; T6 <= "11111";
18             when "101" => T1 <= "00111"; T2 <= "01010"; T3 <= "01101"; T4 <= "10111"; T5 <= "11100"; T6 <= "11111";
19             when others => null;
20         end case;
21     end process;
22 end architecture;
```






Con esto ya solo tenia que conectar el multiplexor y el contador modulo 32 a la maquina de estados para que funcionara por su cuenta:

```
1  -- J. Emilio Soriano Campos
2  -- Semaforo automata
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity semaforo_final is
7  port (clk, rst, start, noct : in std_logic;
8        horario : in std_logic_vector(2 downto 0);
9        EO, OE : out std_logic_vector(3 downto 0);
10       NS, SN : out std_logic_vector(2 downto 0));
11  end entity;
12
13  architecture semaforo_final_ARC of semaforo_final is
14  component MOD32 is
15  port (clk, rst : in std_logic;
16        count : out std_logic_vector(7 downto 0));
17  end component;
18  component mux_sem is
19  port (input : in std_logic_vector(2 downto 0);
20        T1, T2, T3, T4, T5, T6 : out std_logic_vector(4 downto 0));
21  end component;
22  component semaforo is
23  port (clk, rst, start, noct : in std_logic;
24        T1, T2, T3, T4, T5, T6 : in std_logic_vector(4 downto 0);
25        cnt : in std_logic_vector(4 downto 0);
26        EO, OE : out std_logic_vector(3 downto 0);
27        NS, SN : out std_logic_vector(2 downto 0));
28  end component;
29
30  signal contador : std_logic_vector(7 downto 0);
31  signal TI1, TI2, TI3, TI4, TI5, TI6 : std_logic_vector(4 downto 0);
32
33  begin
34  I0 : MOD32 port map (clk, rst, contador);
35  I1 : mux_sem port map (horario, TI1, TI2, TI3, TI4, TI5, TI6);
36  I2 : semaforo port map (clk, rst, start, noct, TI1, TI2, TI3, TI4, TI5, TI6, contador(4 downto 0), EO, OE, NS, SN);
37  end architecture;
```





La simulación quedo de esta manera:

