


# Lab 02 Common Source Amplifier

## PART 1: Sizing Chart

- 1 ASSUMING CM OUTPUT =  $VRD = VDD/2$  AND GIVEN THE DC BIAS CURRENT, DETERMINE THE VALUE OF  $RD$ .



$$RD = \frac{1.8 - 0.9}{150\mu} = 9K \Omega$$

$$V_{rd} = 0.9 V$$

- 2 GIVEN  $Av$  AND  $VRD$ , CALCULATE THE REQUIRED  $V^*$  (AGAIN NOTE THAT  $V^* \neq V_{ov}$  FOR A REAL MOSFET). LET'S NAME THIS VALUE  $VQ^*$ .

$$|Av| = \frac{2V_{rd}}{V^*}, V^* = \frac{2V_{rd}}{|Av|}$$

$$V^* = \frac{2 * 0.9}{6} = 0.225 V$$

### 3 CALCULATE **W**

#### NMOS :

LUTs Directory

me/user01/projects/ex\_LUTs/ ...

LUT: ex\_nch

Corner: tt

Temp (°C): 27.0

State1 Save State

ID: 100u

Vstar: 0.225

L: 2u

VDS: 0.9

VSB: 0

Stack: 1

#	Parameter	Value
1	ID	100u
2	L	2u
3	W	34.53u
4	VGS	617.8m
5	VDS	900m
6	VSB	0
7	gm/ID	8.866
8	Vstar	225.6m
9	fT	279.9M
10	gm/gds	178.5
11	VA	20.14
12	ID/W	2.896
13	gm/W	25.68
14	AREA	69.06p
15	gm	886.6u
16	gmb	244.5u
17	gds	4.966u
18	ro	201.4k
19	VTH	382.6m
20	VDSAT	176.2m
21	cgg	504.2f
22	cgs	459.8f
23	cgd	15.71f
24	cgb	28.77f
25	cdb	31.56f
26	csb	160.2f
27	idnth2	12.55e-24
28	vgnth2	15.97e-18
29	idnfl2	270.4e-21
30	vgnfl2	344f
31	cdd	47.27f
32	idmis	N/A

W	Gm	Gds	RO	Av
34.53u	886.6u	4.966u	201.4k	$\begin{aligned}  Av(nmos)  &= 886.6u \\ &\quad \frac{9k * 201.4K}{9k + 201.4K} \\ &= 7.63 \sim 7.6 \end{aligned}$

Meet the specs

## PMOS

**ADT Sizing Assistant** ? ⓘ ✕

Settings Help

▼ LUT Settings

LUTs Directory  
/home/user01/projects/ex\_LUTs/ ...

LUT ex\_pch ▼

Corner tt ▼

Temp (°C) 27.0 ▼

State1 ▼ Save State

ID ▼ 100u

Vstar ▼ 0.225

L ▼ 2u

VDS ▼ 0.9

VSB ▼ 0

Stack 1

#	Parameter	Value
1	ID	100u
2	L	2u
3	W	139.2u
4	VGS	616.9m
5	VDS	900m
6	VSB	0
7	gm/ID	8.859
8	Vstar	225.8m
9	fT	70.14M
10	gm/gds	208.4
11	VA	23.52
12	ID/W	718.5m
13	gm/W	6.365
14	AREA	278.3p
15	gm	885.9u


#	Parameter	Value
16	gmb	287.6u
17	gds	4.252u
18	ro	235.2k
19	VTH	393.4m
20	VDSAT	182.9m
21	cgg	2.01p
22	cgs	1.817p
23	cgd	91.24f
24	cgb	102.4f
25	cdb	123.4f
26	csb	664.2f
27	idnth2	13.01e-24
28	vgnth2	16.58e-18
29	idnfl2	54.6e-21
30	vgnfl2	69.58f

W	Gm	Gds	RO	Av
139.2u	885.9u	4.252u	235.2k	$ Av(nmos)  = 885.9u \cdot \frac{9k \cdot 235.2K}{9k + 235.2K}$ $= 7.68 \sim 7.7$

The results meet the specs.


## PART 2: CS Amplifier

- 1 CREATE A TESTBENCH FOR THE RESISTIVE LOADED CS AMPLIFIER USING THE  $V_{GSQ}$ ,  $R_D$ ,  $L$ , AND  $W$  THAT YOU GOT FROM THE PREVIOUS PART



Assume ac small signal 1 m to find the gain in required 6 .

- 2 SIMULATE THE DC OP. REPORT A SNAPSHOT FOR THE KEY OPERATING POINT (OP) PARAMETERS. COMPARE THE RESULTS WITH THE RESULTS YOU OBTAINED IN PART 1. SINCE WE USED CHART-BASED DESIGN, THE RESULTS SHOULD AGREE WELL



	Gm	ID	Gds
Part 2	892u	100.5u	4.994u
Part 1	886.6u	100u	4.966u

the results agree well.

Region is 2 which means it works in saturation.

### 3 COMPARE $r_o$ AND $R_D$ . IS THE ASSUMPTION OF IGNORING $r_o$ JUSTIFIED IN THIS CASE? DO YOU EXPECT THE ERROR TO REMAIN THE SAME IF WE USE MIN $L$ ?


$$r_o = 1/g_{ds} = 200.24K, R_D = 9K, r_o \gg R_D, R_{eq} = \frac{6 \cdot 168.55}{6 + 168.55} k = 8.99k,$$

yes the error is so small so it is justified to ignore  $r_o$ .

the error expected to be larger because of short channel effects (channel length modulation) as early voltage ( $V_A$ ) will decrease so  $r_o$  would be smaller.

### 4 CALCULATE THE INTRINSIC GAIN OF THE TRANSISTOR.

$$|A_v| = g_m \cdot r_o = g_m / g_{ds} = 178.6$$



### 5 CALCULATE THE AMPLIFIER GAIN ANALYTICALLY. WHAT IS THE RELATION ( $\ll, <, =, >, \gg$ ) BETWEEN THE AMPLIFIER GAIN AND THE INTRINSIC GAIN?

$$G_M = -g_m, R_S = 0, v_{gs} = 0 \text{ \&\& } R_{out} = R_D || r_o$$

$$|A_v| = g_m \cdot R_D || r_o = 892 \cdot 10^{-3} \cdot \frac{9 \cdot 10^3 \cdot 200.24 \cdot 10^3}{9 \cdot 10^3 + 200.24 \cdot 10^3} = 7.68 \sim 7.7$$

the amplifier gain  $\ll$  the intrinsic gain, because  $R_d$  is much less than  $r_o$  so it dominates.

## 6 CREATE A NEW SIMULATION CONFIGURATION AND RUN AC ANALYSIS (FROM 1HZ TO 1GHZ). REPORT THE GAIN VS FREQUENCY. ANNOTATE THE DC GAIN AND MAKE SURE IT MEETS THE SPEC .

Choosing Analyses -- ADE L (2)

Analysis

☐ tran ☐ dc ☒ ac ☐ noise

☐ xf ☐ sens ☐ dcmatch ☐ stb

☐ pz ☐ sp ☐ envlp ☐ pss

☐ pac ☐ pstb ☐ pnoise ☐ pxf

☐ psp ☐ qpss ☐ qpac ☐ qpnoise

☐ qpxf ☐ qpsp ☐ hb ☐ hbac

☐ hbnoise ☐ hbasp

AC Analysis

Sweep Variable

☒ Frequency

☐ Design Variable

☐ Temperature

☐ Component Parameter

☐ Model Parameter

☐ None

Sweep Range

☒ Start-Stop Start 1 Stop 1G

☐ Center-Span

Sweep Type

Automatic

Add Specific Points ☐

Specialized Analyses


None

Enabled ☒

Options...

OK Cancel Defaults Apply Help

	expr	(VF("Vout") / VF("vin"))
	expr	phase(VF("Vout") / VF("vin"))





DC gain (when frequency is 1hz) is 7.68 and also there is a 180-degree phase shift, which meets the specs, we note that when the frequency is too high (more than  $10^7$ ) the gain drops.

## Gain Non-Linearity

- 1 CREATE A NEW SIMULATION CONFIGURATION. PERFORM A DC SWEEP FOR THE INPUT VOLTAGE FROM 0 TO  $V_{DD}$  WITH 2mV STEP.

**Choosing Analyses -- ADE L (4)**

Analysis: ☐ tran ☒ dc ☐ ac ☐ noise  
☐ xf ☐ sens ☐ dcmatch ☐ stb  
☐ pz ☐ sp ☐ envlp ☐ pss  
☐ pac ☐ pstb ☐ pnoise ☐ pxf  
☐ psp ☐ qpss ☐ qpac ☐ qpnoise  
☐ qpxf ☐ qqsp ☐ hb ☐ hbac  
☐ hbnoise ☐ hbasp

DC Analysis

Save DC Operating Point ☒  
Hysteresis Sweep ☐

Sweep Variable

☐ Temperature  
☒ Design Variable Variable Name:   
☐ Component Parameter   
☐ Model Parameter

Sweep Range

☒ Start-Stop Start:  Stop:   
☐ Center-Span


Sweep Type

☒ Step Size   
☐ Number of Steps

Add Specific Points ☐



Enabled ☒

## 2 REPORT VOUT VS VIN. IS THE RELATION LINEAR? WHY?




The relation is not linear, because  $V_{OUT}$  depends on  $I_D$  ( $V_{OUT} = V_{DD} - I_D * R_D$ ), and  $I_D$  depends on  $V_{GS}$  (input) which approximately has quadratic relation with  $V_{GS}$  (input) in saturation, and actually  $V_{out}$  variation depends on  $V_{in}$  variation with the slope of this plot which is the gain which is a function of  $V_{GS}$  (input), and gain is not linear as it is a function of  $g_m, r_0$  which are by the way functions of  $V_{in}$ .

## 3 CALCULATE THE DERIVATIVE OF VOUT USING CALCULATOR. PLOT THE DERIVATIVE VS VIN. THE DERIVATIVE IS ITSELF THE SMALL SIGNAL GAIN. IS THE GAIN LINEAR (INDEPENDENT OF THE INPUT)? WHY?





No, gain is not linear because it is a function of  $g_m$ ,  $r_0$  ( $|A_v| = g_m(R_D || r_0)$ ) which are actually functions of  $V_{GS}(V_{in})$  (in case of  $r_0$  changing  $V_{in}$  changes  $I_d$  with it,  $r_0$  is the slope of  $i_d$  vs  $V_{out}(V_{ds})$ , so  $r_0$  also depends on the change of  $V_{in}$ ) then the gain depends on  $V_{in}$  (the input) which make it non linear.


#### 4 SET THE PROPERTIES OF THE VOLTAGE SOURCE TO APPLY A TRANSIENT STIMULUS (SINE WAVE OF 1KHz FREQUENCY AND 10mV AMPLITUDE SUPERIMPOSED ON THE DC INPUT VOLTAGE).



- 5 CREATE A NEW SIMULATION CONFIGURATION. RUN TRANSIENT SIMULATION FOR 2MS. PLOT GM VS TIME. DOES GM VARY WITH THE INPUT SIGNAL? WHAT DOES THAT MEAN?



gm vs time




Yes,  $g_m$  varies with the input signal, as it is the slope of  $i_d$  vs  $V_{gs}$  ( $v_{in}$ ), so when the input signal oscillates it changes  $g_m$  with it, **so the gain is not constant as gain =  $g_m \cdot R_{out}$** , so the small signal linearization model is just an approximation as we consider  $g_m$  a constant, but that small error is actually acceptable as  $g_m$  change is very small and could be neglected.

## 6 IS THIS AMPLIFIER LINEAR? COMMENT.

NO, this amplifier is not linear because the gain is not constant but depends on  $V_{in}$ , because the gain depends on  $g_m$  and ( $g_m = f(V_{in})$ ) and for linear gain,  $A_v$  should not be  $f(V_{in})$  but we can solve it by increasing the source resistance.

### Maximum Gain

- 1 SET THE SOURCE AC MAGNITUDE = 1. NOTE THAT AC ANALYSIS IS A LINEAR ANALYSIS, SO WE USE A PAGE 4 OF 5 MAGNITUDE OF ONE SUCH THAT THE OUTPUT IS ITSELF THE GAIN



- 2 SET AC SIMULATION TO SWEEP DESIGN VARIABLE (RD FROM  $\frac{1}{4}$  THE VALUE YOU SELECTED IN PART 1 TO 4 TIMES THE VALUE YOU SELECTED IN PART 1). SET THE AC SIMULATION FREQUENCY AT 1 HZ (SINGLE FREQUENCY POINT).
- 

Choosing Analyses -- ADE Explorer ×

Analysis

<input type="radio"/> tran	<input type="radio"/> dc	<input checked="" type="radio"/> ac	<input type="radio"/> noise
<input type="radio"/> xf	<input type="radio"/> sens	<input type="radio"/> dcmatch	<input type="radio"/> acmatch
<input type="radio"/> stb	<input type="radio"/> pz	<input type="radio"/> lf	<input type="radio"/> sp
<input type="radio"/> envlp	<input type="radio"/> pss	<input type="radio"/> pac	<input type="radio"/> pstb
<input type="radio"/> pnoise	<input type="radio"/> pxf	<input type="radio"/> psp	<input type="radio"/> qpss
<input type="radio"/> qpac	<input type="radio"/> qpnoise	<input type="radio"/> qpxf	<input type="radio"/> qpssp
<input type="radio"/> hb	<input type="radio"/> hbac	<input type="radio"/> hbstb	<input type="radio"/> hbnoise
<input type="radio"/> hbsp	<input type="radio"/> hbxf		

AC Analysis

Sweep Variable

☐ Frequency

☒ Design Variable

☐ Temperature

☐ Component Parameter

☐ Model Parameter

☐ None

At Frequency (Hz)

Variable Name

Select Design Variable

Sweep Range

☒ Start-Stop

☐ Center-Span

Start  Stop

Sweep Type

▼

☒ Step Size

☐ Number of Steps

Add Specific Points ☐

Add Points By File ☐

Specialized Analyses


▼

Enabled ☒

Options...



### 3 USE THE CALCULATOR TO PLOT THE GAIN VS RD.



### 4 YOU WILL FIND THAT THE GAIN INCREASES WITH RD AND THEN DECREASES WITH RD. JUSTIFY THIS BEHAVIOR.


$$\text{LARGE SIGNAL : } V_{DD} = I_D \cdot R_D + V_{DS}$$

AS  $R_D$  increases  $V_{DS}$  decreases, because  $V_{GS}$  is constant so  $I_D$  also approximately constant as long as we are in saturation, also when we looking from small signal perspective the gain increases, as  $R_D$  increases and so gain  $= (R_D || R_O) \cdot g_m$  also increases.

But then, when  $R_D$  is more than its max value, the transistor leaves the saturation to triode so the current  $= f(v_{gs}, v_{ds})$  and the gain not high like in saturation so it decreases.

5 WHAT IS THE VALUE OF RD THAT GIVES THE HIGHEST GAIN? WHAT IS THE HIGHEST GAIN?

---



highest gain is 11.51

R=14.85K

6 ANALYTICALLY CALCULATE THE VALUE OF RD THAT GIVES THE HIGHEST GAIN AND THE HIGHEST GAIN USING THE EXPRESSIONS IN PART 1. COMPARE SIMULATION AND ANALYSIS RESULTS.

---

$$RD = \frac{VDD - V^*}{ID} = \frac{1.8 - 0.225}{100\mu} = 15.75 K$$

$$\text{Gain} = \frac{2Vrd}{V^*} = \frac{2 \times 15.75 \times 100}{225} = 14$$

	SIM	Analytically
RD	14.85 k	15.75 k
HIGHEST GAIN	11.51	14

7 WHAT IS THE AVAILABLE SIGNAL SWING AT THE POINT OF MAXIMUM GAIN?

---

At max gain  $v_{ds} = v_{out} = v^*$ , it can't swing below it as it will leave saturation to triode, but above it, it can swing till the supply voltage  $VDD=1.8$  v (max).


## 8 IS SCALING DOWN THE SUPPLY VOLTAGE GOOD FOR GAIN? COMMENT.

NO,

$V_{DD} = I_D \cdot R_D + V_{DS}$ , as  $V_{DD}$  decreases and we are in saturation,  $I_D$  and  $R_D$  are constant so  $V_{DS}$  decreases, till we reach triode, so the gain drops much.

Gain Linearization (feedback)

### 1 CIRCUIT



$R_f = \text{gain} \cdot R_1 = 8 \text{ M ohm}$

## 2 PERFORM A DC SWEEP FOR THE INPUT VOLTAGE (VSIG) FROM 0 TO $V_{DD}$ WITH 2mV STEP

Choosing Analyses -- ADE Explorer ×

Analysis

<input type="radio"/> tran	<input checked="" type="radio"/> dc	<input type="radio"/> ac	<input type="radio"/> noise
<input type="radio"/> xf	<input type="radio"/> sens	<input type="radio"/> dcmatch	<input type="radio"/> acmatch
<input type="radio"/> stb	<input type="radio"/> pz	<input type="radio"/> lf	<input type="radio"/> sp
<input type="radio"/> envlp	<input type="radio"/> pss	<input type="radio"/> pac	<input type="radio"/> pstb
<input type="radio"/> pnoise	<input type="radio"/> pxf	<input type="radio"/> psp	<input type="radio"/> qpss
<input type="radio"/> qpac	<input type="radio"/> qpnoise	<input type="radio"/> qpxf	<input type="radio"/> qpssp
<input type="radio"/> hb	<input type="radio"/> hbac	<input type="radio"/> hbstb	<input type="radio"/> hbnoise
<input type="radio"/> hbsp	<input type="radio"/> hbxf		

DC Analysis

Save DC Operating Point ☐

Hysteresis Sweep ☐

Sweep Variable

☐ Temperature

☒ Design Variable

Variable Name

☐ Component Parameter

☐ Model Parameter

Select Design Variable

Sweep Range

☒ Start-Stop

Start  Stop

☐ Center-Span

Sweep Type

Linear

☒ Step Size

☐ Number of Steps

Add Specific Points ☐

Add Points By File ☐


Enabled ☒

Options...

OK Cancel Defaults Apply Help

### 3 REPORT VIN AND VOUT VS VSIG (OVERLAID). AT WHAT VOLTAGE DO THE TWO CURVES CROSS? WHY?

---



$V_{OUT} = V_{IN}$  AT  $V_{SIG} = 621.47$  mV,  $V_{GSQ}$  we got of m1 from part1 = 617.8 mV which is approximately equal to the value of equally  $V_{out}$  and  $V_{in}$ , so the current flowing in the two resistors is equal and it equal zero, so all potentials are equal.


### 4 IS $V_{OUT}$ VS $V_{SIG}$ LINEAR? WHY?

---

Yes in saturation only,

The PMOS working as current source with approximately constant current = 100  $\mu$ A, so the nmos transistor is (I to v device) as an approximately constant current equal to 100  $\mu$ A passing through it,  $v_{in} = V_{GS}$  of m1 that we calculated before as  $I_D = f(V_{GS})$ , so as the current is constant and equal to that value,  $v_{in}$  is approximately constant (there is small variation due to feedback circuit and secondary changes) which would make the gain also constant, so  $V_{out}$  is linearly change with  $V_{sig}$ .

- 5 CALCULATE THE DERIVATIVE OF  $V_{OUT}$ . THE DERIVATIVE IS ITSELF THE SMALL SIGNAL GAIN. IS THE GAIN LINEAR (INDEPENDENT OF THE INPUT)? WHY?



Yes, it's linear when the transistor is in saturation, The PMOS working as current source with approximately constant current = 100uA , so the nmos transistor is (I to v device) as a constant current equal to 100uA passing through it,  $v_{in} = V_{GS}$  of m1 that we calculated before, so as the current is constant and equal to that value,  $v_{in}$  is approximately constant which would make  $g_m$  and gain constant.

And from nodal analysis when  $V_{in}$  is constant with  $v_{sig}$  we see :


$$\frac{V_{sig} - V_{in}}{R1} = \frac{V_{in} - V_o}{R2}$$

$$v_o = 9v_{in} - 8v_{sig}$$

$$\frac{dV_o}{dV_{sig}} = \frac{dV_{in}}{dV_{SIG}} - 8 \frac{dV_{sig}}{dV_{sig}}$$

$$\frac{dV_o}{dV_{sig}} = gain = -8$$

## 6 WHAT IS VALUE OF VIN IN THE PART WHERE THE GAIN IS LINEAR?



VIN almost constant, just small change From 613.3mv to 623.7 mv which is the the input that will be amplified by the gain

Linear gain is When vsig -> 647.8 mv- 517.3 mv = 130.5 mv **without transition regions.**

## 7 ANALYTICALLY CALCULATE THE DC INPUT RANGE OVER WHICH THE GAIN IS LINEAR. COMPARE YOUR ANALYSIS WITH THE SIMULATION RESULT

$$\frac{V_{DD} - 2V^*}{|A_V|} = \frac{1.8 - 2 \cdot 0.225}{8} = 168\text{mv}$$

Sim	Analytically
130.5 mv	168mv