
PART 1: Sizing Chart


1 WE WANT TO DESIGN A COMMON SOURCE (CS) AMPLIFIER THAT HAS IDEAL CURRENT SOURCE LOAD WITH THE FOLLOWING PARAMETERS.




PART 2: Cascode for Gain

OP ANALYSIS

1 Create a new schematic. Construct the circuit shown below. Use $IB = 20\mu A$. Use L and W as selected in Part 1 for M0, M1, M2, and M4. Use the same W for M3 but it will have different L as will be shown later. Use CL = 1pF.




2 To calculate VB we need to find VGS2 because VB = VGS2 + VDS1. Note that M2 experiences body effect, so its VGS will be higher than M0 and M1.




3 M3 AND M4 ARE USED TO GENERATE THE CASCODE BIAS VOLTAGE. NOTE THAT M4 IS ALWAYS IN SATURATION AND M3 IS ALWAYS IN TRIODE (WHY?). WE NEED TO FIND THE *L* OF M3, SO WE SET A SWEEP FOR M3 AS SHOWN BELOW

M4 (M3 in my schematic) is always in saturation as it diode connected, if we assumed that M3(M4 in my schematic) is working in saturation we will find that vds= 0v as whole VD drops on the upper saturated transistor, so the down one would be in triode.




VGS+VDS=0.776+0.45=1.226




4 SIMULATE THE DC OP POINT OF THE ABOVE CS AND CASCODE AMPLIFIERS.


M0:



M1&M2:



M3&M4:



5 CHECK THAT ALL TRANSISTORS OPERATE IN SATURATION.

-- ---

Cadence Hint: The "region" meaning is as follows: (0 cut-off, 1 triode, 2 sat, 3 subth, and 4 breakdown).

All Transistors are in saturation except m4(m3 in doctor schematic) is in triode.

m0: vds=899.1m vdsat=145.9m

m1: vds=447.9m vdsat=149.2m

m2: vds=461.2m vdsat=154.9m

m3: vds=768.7m vdsat=152.3m

vds > vdsat so they are in saturation

m4: vds=453.7m vdsat=604.9m

vds<vdsat so it is in triode

explanation : M3 is in saturation because it is diode connected, VGS(m3)=VGD(m4), and since VGS(m3)=VTH+Vov, then VGD(m4)>VTH then M4 is always in triode

6 Do all transistors have the same vth? Why?

No, they don't have the same threshold voltage, because of body effect as they don't have the same V_{SB} .

7 What is the relation (\ll , <, =, >, \gg) between gm and gds?

gm >> gds only in saturation transistors in M4 only, just gm > gds

8 What is the relation (\ll , <, =, >, \gg) between gm and gmb?

gm > gmb

9 What is the relation (\ll , <, =, >, \gg) between cgs and cgd?

CGS > CGD


10 What is the relation (\ll , <, =, >, \gg) between CSB and CDB?

CSB > CDB


WE TOOK ABSLUITE VALUES


AC ANALYSIS

1 CREATE A NEW SIMULATION CONFIGURATION. PERFORM AC ANALYSIS (1Hz:10GHz, LOGARITHMIC, 10POINTS/DECADE) TO SIMULATE GAIN AND BANDWIDTH.




2 Use calculator to create expressions for circuit parameters (DC gain, BW, GBW, and UGF) and export them to adexl.







3 PERFORM HAND ANALYSIS TO CALCULATE DC GAIN, BW, AND GBW


CS:





Cascode:





Analytically in cs and cascode cases we can consider GBW=UGF


4 REPORT A TABLE COMPARING THE DC GAIN, BW, UGF, AND GBW OF BOTH CIRCUITS FROM SIMULATION AND HAND ANALYSIS.

	Simulation		hand analysis		
	CS	Cascode	CS	Cascode	
DC GAIN	49.65	1.817k	49.7	1.78k	
BW	635.1k	16.75k	636.6k	17.5k	
GBW	31.62M	30.5M	31.6M	31.13M	
UGF	31.6M	30.63M	31.6M	31.13M	

5 COMMENT ON THE RESULTS.

Dc gain in Cascode is much bigger than the gain in CS as it boosts Rout (Gm isn't boosted), and if we compared the hand analysis with the simulation results, we will see they are almost the same , and the increase in Rout causes the output pole to be the dominant pole and decreases the bandwidth, While keeping GBW almost unchanged because it is not dependent on Rout in cascode for gain.

1 Create a new schematic. Copy the old schematic instances to the new one. Make the following modifications




2 CALCULATE RD ANALYTICALLY SUCH THAT THE VOLTAGE DROP ON IT IS $\approx VDD/2$


$$RD = \frac{1.8/2}{20uA} = 45k \text{ ohm}$$


3 SIMULATE THE DC OP OF THE NEW CS AND CASCODE AMPLIFIERS


M0 (new cs)



M1 & M2 cascode amplifiers:









	are in saturation as	dsat. But only M4	(bottom
transistor in VB	s circuit) is in triode		

AC Analysis


1 Perform AC analysis (1Hz:10GHz, logarithmic, 10points/decade) to simulate gain and bandwidth.




2 Use calculator to create expressions for circuit parameters (DC gain, BW, GBW, and UGF) and export them to adexl as in Part 2



3 Report the Bode plot (MAGNITUDE) OF CS AND CASCODE APPENDED ON THE SAME PLOT.



4 CALCULATE DC GAIN, BW, AND GBW OF BOTH CIRCUIT



A = IM2 ((9m2+ 9mb2) Voz /ARD)) = 9mg RD = 8,6 BUPROV RS191 1/P Role donh 1519 (C951+2 (9d1) 3BW=A0FH=5A12

5 REPORT A TABLE COMPARING THE DC GAIN, BW, UGF, AND GBW OF BOTH CIRCUITS FROM SIMULATION AND HAND ANALYSIS. COMMENT ON THE RESULTS.

	Simulation		hand analysis	
	CS	Cascode	CS	Cascode
DC	7.678	8.389	7.67	8.6
GAIN				
BW	2.962M	6.22M	3.02M	6.3M
GBW	22.79M	52.32M	23.16M	54.2M
UGF	22.83M	52.21M	23.16M	54.2M

When Rsig is increased and Rout is decreased, we notice that In CS the gain is decreased, but the bandwidth is increased compared to using an ideal load(IDC), because this made the input pole dominant, In cascode the gain is decreased as the output impedance is decreased and input is increased this made the input pole the dominant pole. But the input pole is larger than the common source input pole, which means that the bandwidth was extended, this is due to the Miller effect being decreased, And the gain bandwidth product is no longer the same as in CS but it is higher.