
Part1 is not required as the doctor said.

#### PART2


## 1 DESIGN V1, INITIAL DESIGN OF OTA

#### 1.1 INPUT PAIR




LIN=200n, WIN=6.36u

### 1.2 PMOS CURRENT SOURCE TRANSISTORS




LSCP=1u, WSCP=17.33u

### 1.3 NMOS CURRENT SOURCE TRANSISTORS



LSCN=1u, WSCN=4.27u


#### 1.4 CASCODE PMOS




LCASCODP= 500n

WCASCODP= 21.42u

#### 1.5 CASCODE NMOS





LCASCODN= 500n

WCASCODN= 5.28u

#### 1.6 INITAILY:

VCASN=vstar(NMOS cs) + vgs(NMOS cascode) = 772.5 m


VCASP=vdd- vstar(PMOS cs) - vgs(PMOS cascode) =1.04

PART 3: Open-Loop OTA Simulation (Behavioral CMFB)

## 1 DESIGN V2, TUNE THE INITIAL DESIGN

## Dc op analysis:







we need to increase Vcasn to equal VGSN + V\* so 218m+608.1m=825mv ~ 850mv

Vcasdp=1.8-0.593-2\*18.4/175.1=996.8m~990m.

Firstly: CM input range – high spec is violated




So we wants smaller vgs to achieve the high cmir spec 1.8-1.1-169m=531m ,we swept WIN to get vgs=530m



At the same time higher WIN wouldn't only solve this violation but, also increasing the gain (gm) and GBW.


WIN=18.48u




So now vicm (max) =1.8-530m-166.5m=1.103 mv DOING AC ANALYSIS :

MINIPROJECT2	db20(v("/VODIFF	<u>~</u>		
MINIPROJECT2	AO	1.43K		
MINIPROJECT2	AO_DB	63.11		
MINIPROJECT2	BW	40.16K		
MINIPROJECT2	FU	58.16M		
MINIPROJECT2	GBW	57.43M		


Gm is already very big, increasing it more would drive the transistor to WI so we would increase the gain by increasing ROUT.




The biggest gds(dominant) is the nmos current source and pmos current source,




The problem is with the bias we should increase vds on this transistor and drive it deeper into saturation.



 $\beta$ =1/3, so we need at least gain=70db, we chose VCASCN=VCASCP=900m to get the same voltage from the same bias circuit, and we should look for the swing to not be violated.



The current consumption is bigger than 80u, so we need to adjust WCSN.




We chose the width to be 3.2u.




To get less current, and to increase the gain, we would decrease Lcsn to 900n.



WE need to maximize the gain as we can so we roughly increased Lcasdn 4 times, and swept the width with current, so we don't violate it.





## WCASDN=11.5u




FIRST DESIGN meeting the specs:

2 SCHEMATIC OF THE OTA AND BIAS CIRCUIT WITH DC NODE VOLTAGES AND TRANSISTORS OP PARAMETERS (ID, VGS, VDS, VDSAT, VTH, GM, GDS, REGION) CLEARLY ANNOTATED.





- 2.1 What is the CM level at the OTA output? 897.7mv
- 2.2 What are the differential input and output voltages of the error amplifier? What is the relation between them?




VID=900-897.7=2.3 mv

VOD=1.192-1.194=2 mv

The relation between them is the gain.

#### 3 DIFF SMALL SIGNAL CCS:

3.1 PLOT DIFF GAIN (MAGNITUDE IN DB AND PHASE) VS FREQUENCY.



# 3.2 CALCULATE CIRCUIT PARAMETERS (DC GAIN, BW, GBW, UGF, AND PM)


Test	Output	Nominal	Spec	Weight	Pass/Fail
Filter	Filter	Filter	Filter	Filter	Filter
MINIPROJECT2	A0	3.269K			
MINIPROJECT2	A0_DB	70.29			
MINIPROJECT2	BW	17.32K			
MINIPROJECT2	FU	55.7M			
MINIPROJECT2	GBW	56.62M			
MINIPROJECT2	/VODIFF_ac	<u></u>			

Pm from the bode blot above=180-104.2=75.8

# 3.3 COMPARE SIMULATION RESULTS WITH HAND CALCULATIONS IN A TABLE (USE SS PARAMETERS FROM OP SIMULATION IN YOUR HAND ANALYSIS).


	simulation	hand analysis
DC gain	70.29 db	$Av = gm * ROUT = gm_{11}$
		$*[ro_{m7}(gm_{m7}$
		$*r0_{m8})/$
		$/ro_{m6} (gm_{m6})$
		$*(ro_{m0}//ro_{m11}))]$
		= 2614 = 68.3db
		As expected, is less because
		of neglecting body effect
BW	17.32k	$\frac{1}{2\pi RoutC} = 24k$
GBW	56.62M	AV*BW=63M
UGF	55.7M	63M
PM	75.8	$90 - tan^{-1}(\frac{\omega_u}{\omega_{p2}}) = 74.5$
	From pz	$\omega_{p2}$
	analysis: 76.3	

## PZ analysis:




## PART 4: Open-Loop OTA Simulation (Actual CMFB)


### 1 DESIGN OF CMFB CIRCUIT



**LPFB** 




**LNFB** 



M0,M1,M10,M5,M6 should be matched to the PMOS current source in the folded.


M2 should be matched to the NMOS current source in the folded.



VOUTmax=1116.9mv

So we can't choose VREF=900mv

, We chose VREF=800mv, to not violate the output swing.




there is a violation to current consumption I=40.255u

, so we can roughly increase LPFP 3 times and decrease WPFP 3

\_\_\_ 3u


\_\_ 1.496u


times to keep the same area, where where




2 SCHEMATIC OF THE OTA AND CMFB CIRCUIT WITH DC NODE VOLTAGES AND TRANSISTORS OP PARAMETERS (ID, VGS, VDS, VDSAT, VTH, GM, GDS, REGION) CLEARLY ANNOTATED.


## 2.1 OTA:









#### **2.2 CMFB**







## 2.3 WHAT IS THE CM LEVEL AT THE OTA OUTPUT? WHY?



803.8m, as the cmfb loop made the output cm approximately equal to the reference voltage =800mv that we introduced.

## 2.4 WHAT ARE THE DIFFERENTIAL INPUT AND OUTPUT VOLTAGES OF THE ERROR AMPLIFIER? WHAT IS THE RELATION BETWEEN THEM?





 $\Delta$ VIN=1.325-1.322=3.8mv


 $\Delta$ Vout=Vout-VoutQ=1.192-1.19=2mv

The relation between them is the error amplifier gain:


$$\Delta VOUT = \Delta VIN * Av$$
,  $AV = \frac{gm8}{gm5} = 0.514$ 

#### 3 DIFF SMALL SIGNAL CCS:


3.1 PLOT DIFF GAIN (MAGNITUDE IN DB AND PHASE) VS FREQUENCY.



3.2 CALCULATE CIRCUIT PARAMETERS (DC GAIN, BW, GBW, UGF, AND PM).





PM=180-103.8=76.2




## PART 5: Closed Loop Simulation (AC and STB Analysis)

1 SCHEMATIC OF THE OTA AND THE CMFB CIRCUIT WITH DC OP POINT CLEARLY ANNOTATED IN CLOSED-LOOP CONFIGURATION





### 1.1 WHAT IS THE CM LEVEL AT THE OTA OUTPUT? WHY?



795.8mv, near the ref voltage we introduced 800mv.


## 1.2 WHAT IS THE CM LEVEL AT THE OTA INPUT? WHY?




795.8mv equal to Vocm, as we connected VOUTN to VINP and VOUTP to VINN to maintain negative feedback and we set large resistance across the feedback capacitance, so Vicm = Vocm.

#### 2 DIFFERENTIAL CLOSED-LOOP RESPONSE:

#### 2.1 PLOT VODIFF VS FREQUENCY




# 2.2 Use Measures or cursors to calculate circuit parameters (DC gain, CL BW, CL GBW)



MINIPROJECT2	ymax(mag(v("/V	1.998		
MINIPROJECT2	bandwidth(mag(	12.76M		
MINIPROJECT2	gainBwProd(ma	25.25M		

## 3 DIFFERENTIAL AND CMFB LOOPS STABILITY (STB ANALYSIS):

# 3.1 PLOT LOOP GAIN IN DB AND PHASE VS FREQUENCY FOR THE TWO SIMULATIONS OVERLAID



## 3.2 DIFF:

Test	Output	Nominal	Spec	Weight	Pass/Fail
Filter	Filter	Filter	Filter	Filter	Filter
MINIPROJECT2	IoopGain	<u>~</u>			
MINIPROJECT2	/phaseMargin_s	87.18			
MINIPROJECT2	ymax(db20(getD	60.24			
MINIPROJECT2	bandwidth(mag(	10.65K			
MINIPROJECT2	gainBwProd(ma	10.98M			

## 3.3 CM:

Test	Output	Nominal	Spec	Weight	Pass/Fail
Filter	Filter	Filter	Filter	Filter	Filter
MINIPROJECT2	IoopGain	<u>~</u>			
MINIPROJECT2	/phaseMargin_s	81.41			
MINIPROJECT2	ymax(db20(getD	56.65			
MINIPROJECT2	bandwidth(mag(	6.652K			
MINIPROJECT2	gainBwProd(ma	4.534M			

#### 3.4 COMPARE GBW AND PM OF DIFF AND CM LOOPS. COMMENT.

	DIFF	CM
GBW	10.98M	4.534M
PM	87.18	81.41

 $GBW_{diff} > GBW_{cm}$ ,  $PM_{diff} > PM_{cm}$ , the common mode loop is slower than the differential loop.


## 3.5 COMPARE DC LG AND GBW OF THE DIFF LOOP WITH THOSE OBTAINED FROM OPEN-LOOP SIMULATION. COMMENT

	DIFF LOOP	Obtained from OPEN-	Open loop
		LOOP	
DC LG	60.24db	AOL*β=3205/3=1068.3	70.12db
		=60.57db	
GBW	10.98M	54.94/3=18.31M	54.94M

The GBW is much less than the value obtained from open-loop as the beta network we used is capacitance feedback so it affect the bw itself.


### PART 6: Closed Loop Simulation (Transient Analysis)

1 APPLY A DIFFERENTIAL INPUT PULSE (INITIAL VALUE = 0, PULSE VALUE = 100mV, DELAY = 1us, PERIOD = 2us, PULSE WIDTH = 1us, RISE = FALL = 10ns), PLOT THE TRANSIENT SIGNALS AT VINP, VINN, VOUTP, VOUTN, AND VOCM OVERLAID IN THE SAME FIGURE.




They are both stable, but cm has a small ringing as the cmfb loop is not that fast, but it's stable with adequate pm as it isn't even noticeable in this overlaid plot.

2 Run transient analysis for 3us to test the fully differential capacitive amplifier stability, Plot the transient signals at VINP, VINN, VOUTP, VOUTN, and VOCM overlaid in the same figure.




They are both stable with adequate phase margin.

3 Apply a differential sinusoidal input with freq = 100kHz and amplitude = 150mV, Plot the transient signals at VINP, VINN, VOUTP, VOUTN, and VOCM overlaid in the same figure



4 PLOT THE TRANSIENT SIGNALS AT VIDIFF AND VODIFF OVERLAID IN THE SAME FIGURE.



5 CALCULATE THE DIFF INPUT AND OUTPUT PEAK-TO-PEAK SWINGS AND THE CLOSED LOOP GAIN.

MINIPROJECT2	ymax(v("/VODIF	299.6m		
MINIPROJECT2	ymin(v("/VODIFF	-299.6m		
MINIPROJECT2	ymax(v("/VIDIFF	150m		
MINIPROJECT2	ymin(v("/VIDIFF"	-150m		

 $\Delta vin=300mv$ 

 $\Delta$ vout=599.2mv

So the closed loop gain  $\frac{\Delta vout}{\Delta vin} = 1.997{\sim}2$