

NOTE: THIS REPORT HAS BEEN DONE BASEED ON V3 VERSION, AS IT WAS TOO LATE TO CHANGE EVERYTHING.

## PART 1: Sizing Chart

- 1 THE % CHANGE IN CURRENT TRANSLATES TO A SPEC ON THE  $\lambda = 1/VA$  OF THE DEVICE. HOW MUCH IS THE REQUIRED  $\lambda$ ?
- 

$$\Delta I_D = \lambda \Delta V_{ds}$$
$$\frac{\Delta I_D}{\Delta V_{ds}} = \lambda = 0.1$$

- 2 SINKING CURRENT MEANS WHICH DEVICE TYPE? NMOS OR PMOS?
- 

NMOS

**ADT Sizing Assistant** ? ⓘ ✕

Settings Help

▶ LUT Settings

---

State1 ▼ Save State

---

ID ▼ 10u

Vstar ▼ 100m:200m

1/VA ▼ 0.1

VDS ▼ 1

VSb ▼ 0

Stack 1

Get Apply


Y-Expr gm ▼

Plot Replace Append

Device Parameters


#	Parameter	Value
1	ID	Double click t...
2	L	Double click t...
3	W	Double click t...
4	VGS	Double click t...
5	VDS	Double click t...
6	VSb	Double click t...
7	gm/ID	Double click t...
8	Vstar	Double click t...
9	ft	Double click t...
10	gm/gds	Double click t...
11	VA	Double click t...
12	ID/W	Double click t...
13	gm/W	Double click t...

- 4 PICK A BIAS POINT ( $V_{STAR}$ ) THAT GIVES  $IDMIS < 3\%$ . DETERMINE  $W$  AND  $L$ . WE WILL USE THESE SIZING PARAMETERS FOR THE CASCODE CURRENT MIRROR AS WELL.




The change in current chosen is 2.544

- 5  $W$




## 6 L



## 7 CAN WE DO THE PREVIOUS DESIGN TRADE-OFFS EXPLORATION SWEEPS USING A STANDARD SPICE SIMULATOR, I.E., SWEEP $V_{star}$ AT A CONSTANT $\lambda$ ? WHY?

NO, we can't, Because in standard SPICE simulation, we can't change  $V^*$  and  $L$  (geometry dimensions) at the same time.

## Part 2: Current Mirror Simulation



### OP ANALYSIS

#### 1 CALCULATE A ROUGH VALUE FOR RB.

$$R_B = \frac{V_{DS2}}{I_B} = \frac{(140+50)m}{10\mu} = 19K$$

- 2 REPORT  $V_{DS3}$  vs  $R_B$ . CHOOSE  $R_B$  TO SATISFY THE  $50mV$  SATURATION MARGIN REQUIREMENT. IS THE SELECTED  $R_B$  VALUE LARGER OR SMALLER THAN THE ROUGH ANALYTICAL VALUE? WHY?
- 

Choosing Analyses -- ADE Explorer

Analysis

☐ tran

☒ dc

☐ ac

☐ noise

☐ xf

☐ sens

☐ dcmatch

☐ acmatch

☐ stb

☐ pz

☐ lf

☐ sp

☐ envlp

☐ pss

☐ pac

☐ pstb

☐ pnoise

☐ pxf

☐ psp

☐ qpss

☐ qpac

☐ qpnoise

☐ qpxf

☐ qpssp

☐ hb

☐ hbac

☐ hbstb

☐ hbnoise

☐ hbasp

☐ hbxp

DC Analysis

Save DC Operating Point

☒

Hysteresis Sweep

☐

Sweep Variable

☐ Temperature

☒ Design Variable

☐ Component Parameter

☐ Model Parameter

Variable Name

RB

Select Design Variable

Sweep Range

☒ Start-Stop

☐ Center-Span

Start

15K

Stop

25K

Sweep Type


Automatic

Add Specific Points

☐

Add Points By File



☐



$R_B$  from SIM = 23.7k

Yes the sim value is larger than the rough analytical value, as  $V_{GS4}$  not equal to  $V_{GS6}$  (in my schematic) because of body effect which leads to higher  $R_B$ .

### 3 SIMULATE THE OP POINT.



### 4 DO ALL TRANSISTORS OPERATE IN SATURATION?

Yes all TRANS in region 2 (saturation).



## DC Sweep (*I*<sub>out</sub> vs V<sub>OUT</sub>)

- 1 PERFORM DC SWEEP (NOT PARAMETRIC SWEEP) USING V<sub>OUT</sub> = 0:10M:V<sub>DD</sub>. REPORT *I*<sub>out</sub> vs V<sub>OUT</sub> FOR THE TWO CMs OVERLAID IN THE SAME PLOT.

**Choosing Analyses -- ADE Assembler** [X]

Analysis: ☐ tran ☒ dc ☐ ac ☐ noise  
☐ xf ☐ sens ☐ dcmatch ☐ acmatch  
☐ stb ☐ pz ☐ lf ☐ sp  
☐ envlp ☐ pss ☐ pac ☐ pstb  
☐ pnoise ☐ pxf ☐ psp ☐ qpss  
☐ qpac ☐ qpnoise ☐ qpxf ☐ qpssp  
☐ hb ☐ hbac ☐ hbstb ☐ hbnoise  
☐ hbsp ☐ hbxf

DC Analysis

Save DC Operating Point ☒  
Hysteresis Sweep ☐

Sweep Variable

☐ Temperature  
☒ Design Variable Variable Name:   
☐ Component Parameter   
☐ Model Parameter

Sweep Range


☒ Start-Stop Start:  Stop:   
☐ Center-Span

Sweep Type

☒ Step Size   
☐ Number of Steps

Add Specific Points ☐  
Add Points By File ☐

Enabled ☒




RED : basic (common source) current Mirror

YELLOW: cascode current Mirror

### 1.1 COMMENT ON THE DIFFERENCE BETWEEN THE TWO CIRCUITS

As  $V_{out}$  ( $V_{DS}$ ) increases the cascode circuit is more robust and stable than the common source, AS in common source  $V_{out}$  directly affect the  $V_{ds}$  of M1(M9 in mine) and as we increasing  $V_{ds}$ ,  $V_A$  increased but this is not the case in cascode, as there are two transistors and  $v_{ds}$  of the lower TRANS is determined by  $V_b$  so the current is much more stable.

### 1.2 FROM THE PLOT, FIND AN ESTIMATE FOR THE COMPLIANCE VOLTAGE OF EACH CURRENT MIRROR




For CS : 141 mv

For cascode : 209 mv

1.3 ***I<sub>out</sub>*** OF THE SIMPLE CM IS EXACTLY EQUAL TO  $I_B \cdot 2$  AT A SPECIFIC VALUE OF  $V_{OUT}$ . WHY? Because in the case of the simple CM,  $V_{out}$  is equal to  $V_{DS}$  so it directly affect it and as we increasing  $V_{DS}$ ,  $V_A$  increased and more CLM affects .

2 FOR THE SIMPLE CURRENT MIRROR, CALCULATE THE PERCENT CHANGE IN ***I<sub>out</sub>*** WHEN  $V_{OUT}$  CHANGES FROM 0.5V TO 1.5V (I.E., 1V CHANGE). COMPARE THE RESULT TO THE VALUE EXPECTED FROM PART 1.



$$\frac{21.97 - 19.92}{20} * 100 = 10.25\% \text{ so close the the error given in part 1.}$$

### 3 REPORT THE PERCENT OF ERROR IN *I<sub>out</sub>* VS VOUT

**Choosing Analyses -- ADE Assembler** x

Analysis

<input type="radio"/> tran	<input checked="" type="radio"/> dc	<input type="radio"/> ac	<input type="radio"/> noise
<input type="radio"/> xf	<input type="radio"/> sens	<input type="radio"/> dcmatch	<input type="radio"/> acmatch
<input type="radio"/> stb	<input type="radio"/> pz	<input type="radio"/> lf	<input type="radio"/> sp
<input type="radio"/> envlp	<input type="radio"/> pss	<input type="radio"/> pac	<input type="radio"/> pstb
<input type="radio"/> pnoise	<input type="radio"/> pxf	<input type="radio"/> psp	<input type="radio"/> qpss
<input type="radio"/> qpac	<input type="radio"/> qpnoise	<input type="radio"/> qpxf	<input type="radio"/> qpssp
<input type="radio"/> hb	<input type="radio"/> hbac	<input type="radio"/> hbstb	<input type="radio"/> hbnoise
<input type="radio"/> hbasp	<input type="radio"/> hbxf		

DC Analysis

Save DC Operating Point ☒

Hysteresis Sweep ☐

Sweep Variable

☐ Temperature

☒ Design Variable Variable Name

☐ Component Parameter

☐ Model Parameter

Sweep Range

☒ Start-Stop Start  Stop

☐ Center-Span

Sweep Type


☒ Step Size

☐ Number of Steps

Add Specific Points ☐

Add Points By File ☐


Enabled ☒



### 3.1 COMMENT ON THE DIFFERENCE BETWEEN THE TWO CIRCUITS

As said above, the cm has large dependence on  $v_{out}$  as it is the direct VDS of it, and as we increase VDS,  $I_A$  increases so, the current is more dependent on  $V_{out}$ , but in cascode case there is decreased dependence on  $V_{out}$  as it is not the direct VDS of the mirror device.

### 4 REPORT $R_{out}$ VS $V_{out}$ (TAKE THE INVERSE OF THE DERIVATIVE OF $I_{out}$ PLOT) FOR THE TWO CMCs IN THE CURRENT MIRROR OPERATING REGION



$R_{out}(CS)=492k$

$R_{out}(CASCODE)=25.9M$

#### 4.1 COMMENT ON THE DIFFERENCE BETWEEN THE TWO CIRCUITS

The cascode has larger  $R_{out}$  as expected, because it boosts  $R_{out}$   
in cm:  $R_{out}=r_{o9}$

In cascode:  $R_{out}=g_{m4}*r_{o4}*r_{o7}$

#### 4.2 DOES $R_{OUT}$ CHANGE WITH $V_{OUT}$ ? WHY?

Yes, because  $R_{out}$  depends on  $r_o$  which depends on  $V_{DS}$  (AS  $V_{DS}$  increased  $r_o$  increased).

### 5 ANALYTICALLY CALCULATE $R_{OUT}$ OF BOTH CIRCUITS AT $V_{OUT} = V_{DD}/2$ . COMPARE WITH SIMULATION RESULTS IN A TABLE

---

For cm mirror :  $R_{out}=r_{o9}=1/g_{ds9}=1/2058\mu= 485.9k\ \Omega$


For cascode:  $R_{out}=g_{m4}*r_{o4}*r_{o7}= 293.4\mu * (1/2.088\mu) * (1/6.86\mu) =21.3M$

\*we neglected body effect, so it is expected to see higher  $R_{out}$  in SIM more than the case of Analytical\*

	SIM	ANALYTICAL
Cm mirror	492K	485.9K
Cascode	25.9M	21.3M

## Mismatch

- 1 SET  $VMIS1 = 5m/\sqrt{W*L}$  AND  $VMIS2 = 0$ . THIS MODELS THE STANDARD DEVIATION OF THE MISMATCH IN  $V_{TH}$  FOR THE CURRENT MIRROR DEVICES. RUN OP SIMULATION. FIND THE PERCENT CHANGE IN  $I_{OUT}$



Design Variables	Value
IB	10u
LN	1.25u
RB	23.1K
VMIS1	5m/sqrt(WN*LN*1e12)
VMIS2	0
VOUT	0.9
WN	6.27u

LAB4_part1_1	(((abs(IS"/V5/PL...	2.553			
LAB4_part1_1	(((abs(IS"/V2/PL...	6.363			

In cascode -> 2.55 %

In cs -> 6.36 %

- 2 ANALYTICALLY CALCULATE THE PERCENT CHANGE IN  $I_{out}$  AND COMPARE IT TO THE SIMULATION RESULT

$$V_{mismatch} = \frac{5\mu}{\sqrt{6.27 \cdot 1.25}} = 1.76\text{mV}$$

$$GM = \frac{\Delta I}{V_{mismatch}} = \frac{2I_D}{V^*}$$


$$\frac{\Delta I}{I_D} = \frac{2V_{mis}}{V^*} = \frac{2 \cdot 1.76\text{m}}{140\text{m}} = 0.025 = 2.5\% \text{ for CS}$$

$$\frac{\Delta I}{I_D} = \frac{2V_{mis}}{V^*} = \frac{2 \cdot 1.76\text{m}}{140\text{m}} = 0.025 = 2.5\% \text{ for Cascode circuit}$$

	SIM	ANALYTICAL
Cm mirror	6.36	2.5
Cascode	2.55	2.5

NOTES: Dc bias point is the same for the two circuits analytically, and we didn't get into consideration the dependence on  $V_{ds}$  effect.

- 3 SET  $VMIS1 = 0$  AND  $VMIS2 = 5m/\sqrt{W*L}$ . THIS MODELS THE STANDARD DEVIATION OF THE MISMATCH IN  $V_{TH}$  FOR THE CASCODE DEVICES. RUN OP SIMULATION. FIND THE PERCENT CHANGE IN  $I_{out}$ .



Design Variables	
IB	10u
LN	1.25u
RB	23.1K
VMIS1	0
VMIS2	5m/sqrt(WN*LN*1e12)
VOUT	0.9
WN	6.27u

LAB4_part1_1	(((abs(IS("V5/PL...))	122.4m			
LAB4_part1_1	(((abs(IS("V2/PL...))	3.728			

In cascode circuit -> 0.1224 %

In cs mirror circuit -> 3.728 %

- 4 ANALYTICALLY CALCULATE THE PERCENT CHANGE IN  $I_{out}$  AND COMPARE IT TO THE SIMULATION RESULT.

For CS:  $vmismatch1 = 0v$  so there is no mismatch which leads to no change in current

For Cascode: the upper transistor is degenerated with  $R_S = r_o$  (we didn't take into consideration the body effect )

$$GM = \frac{gm_4}{1 + gm_4 * r_{o7}} = \frac{293.4u}{1 + 293.4u * (1/6.86u)} = 6.7u$$

$$\frac{\Delta I}{I_D} = \frac{GM * V_{mismatch}}{I_D} * 100 = 0.059\%$$

	SIM	ANALYTICAL
Cm mirror	3.728	0
Cascode	0.1224	0.059%



## 5 WHICH MISMATCH CONTRIBUTION IS MORE PRONOUNCED? WHY?

---

V<sub>mis1</sub> as if we looked from large signal perspective we could see it affects directly V<sub>GS</sub> of the down transistor (M7) so it gives larger change in current, but V<sub>mis2</sub> affects the two transistors so it affects V<sub>DS</sub> of (m7) (secondary change) as long as we are still in saturation, and from small signal perspective we could see that the upper transistor is degenerated with the lower transistor so it gives lower G<sub>m</sub>, and  $GM = \frac{\Delta I}{V_{\text{ismatch}}}$

## 6 WHICH DESIGN DECISION IS BETTER: SETTING THE SAME W AND L FOR THE MIRROR AND CASCODE DEVICES? OR USING LARGER W AND L FOR THE CURRENT MIRROR DEVICES? WHY?

---

Using larger W and L as it decreases the mismatch noise, AS we are increasing the Area, but the cascode devices wouldn't be necessary for their area to be increased, AS we showed in the previous question the affect of mismatch is much less.