| 1 | TI: ADS7047 | ADI : AD9629-20 | HL. Kuo et al.: 18.39 fJ/Conversion-Step 1-MS/s 12- bit SAR ADC |
|------------------|--|---|--|
| Architecture | SAR | Pipelined | SAR |
| Block diagram | AVDD GND Offset Calibration AINP CDAC Comparator Serial Interface SDO | FUNCTIONAL BLOCK DIAGRAM AVDD GND SDIO SCLK CSB DRVDD PROGRAMMING DATA VINH VINH VINH VREF SENSE REF SELECT DIVIDE BY 1, 2, 4 PDWN DFS MODE 100 100 100 100 100 100 100 1 | CLKS BS SW: Bootstrapped Switch CDAC: Capacitor array Digital-to-analog Convertor CLK CLK Gen: Clock Generator CLKCO NBC: Nonbinary-to-binary Converter OD SSC SSC 19 NBC: Nonbinary-to-binary Converter OD SSC 18 CLK18 SSC 19 CLK19 Do D CLK19 Do D CLK19 Do D CLK18 Do D CDAC TCDAC TO D TCDAC TO D T |
| Price (\$) 1ku | 1.650 | 6.94 | |
| Min power | Analog: 2.35 v | 1.7 V | Analog: 1.4 v |
| supply (V) | Digital: 1.65 v | | Digital: 0.95 v |
| Peak-to-peak | 3.6 | 2 | 2 |
| input range | 1 | | |
| Power | 1.33 | 30.5 | 0.0447 |
| consumption | 1.55 | Estimated from power vs frequency | 0.0 1 17 |
| at 1 MSps | 1 | curve | |
| (mW) | 1 | | |
| Max DNL | 0.5 | 0.25 | 0.54 |
| (LSB) | 1 | | |
| Max INL | 0.75 | 0.40 | 0.89 |
| (LSB) | 1 | | |
| ENOB (bit) | 11.8 | 11.5 | 11.25 |
| SNR (dB) | 72.9 | 71.4 | 69.51 |
| SINAD (dB) | 72.7 | 71.3 | 69.51 |
| SFDR (dB) | 89.7 | 95 | 84.95 |
| Digital | Serial | Parallel | Serial |
| output | 1 | | |
| format | | | |
| 1 | | | |

| Internal | NO | Yes | Yes |
|------------|-------|-------|--------|
| reference | | | |
| (Yes/No)? | | | |
| Internal | No | No | Yes |
| sampling | | | |
| clock | | | |
| (Yes/No)? | | | |
| Walden FoM | 374 | 776.8 | 18.39 |
| (fJ/step) | | | |
| @ typical | | | |
| values | | | |
| Schreier | 158.6 | 154.8 | 169.99 |
| FoM (dB) | | | |
| @ typical | | | |
| values | | | |