




野火_i.MX 6UL核心板_原理图_V1.0 目录 目录 Page 1 历史版本 Page 2 CPU电源 Page 3 CPU PERI x1 Page 4 CPU PERI x2 Page 5 Page 6 DDR3L Page 7 eMMC/NAND FLAH Page 8 BOOT CFG 引出IO Page 9 Page 10 FUSE MAP Page 11 Page 12 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_i.MX 6ULL核心板_原理图 Size Document Number A3 目录 Rev V1.0 Date: Wednesday, June 12, 2019 Sheet 1 of 10















启动设置 默认从NAND flash启动 BOOT_MODE1 BOOT_MODE0 BT_CFG1[4] BT_CFG1[5] BT_CFG1[6] BT_CFG1[7] BT_CFG2[3] BT_CFG2[6] USB 0 Х Х Х х Х Х NAND 1 0 1 0 0 0 0 1 eMMC 1 0 0 1 0 1 1 1 从NAND flash启动:焊R65、R67、R69 从eMMC启动:焊R65、R67、R68、R70、R71 VDD_SNVS_IN
 R64
 R65
 R66
 R67
 R68
 R69
 R70
 R71

 NC/10K
 10K
 NC/10K
 10K
 NC/10K
 BOOT_MODE0 >> BOOT_MODE0 PD (100K) BOOT_MODE1 >> BOOT_MODE1 PD (100K) LCD_DATA4 >> LCD_DATA4 BT_CFG1[4] LCD_DATA5 >> LCD_DATA5 BT_CFG1[5] [5,9] LCD_DATA6 >> LCD_DATA6 BT_CFG1[6] >> LCD_DATA7 BT_CFG1[7] LCD_DATA7 LCD_DATA11 >> LCD_DATA11 BT_CFG2[3] LCD_DATA14 >> LCD_DATA14 BT_CFG2[6] 东莞野火电子技术有限公司 https://fire-stm32.taobao.com 野火_i.MX 6ULL核心板_原理图 Size A3 Document Number Rev V1.0 BOOT CFG Date: Wednesday, June 12, 2019 Sheet 8 of 10

D



TYPE B	0/1	0/1	0/1					
			0/1	1	0	0	0	0
QSPI	OOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
	0	0	0	1	Reserved		DDRSMP: "000" : Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0	Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC 00 - Non 01 - High 10 - SDR 11 - SDR	(C Speed rmal/SDR12 ph/SDR25 R50 R104	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	ID Loopback Clock Source Telffor SDR50 and SDR104 on 0' - through SD pad 1' - direct
MMC/eMMC	0	1	1	Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - Highl 1- Normal	Fast Boot Acknowledge Disable: 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable '0' - No power cycle '1' - Enabled via USDHC RST pad (uSDHC3 & 4 only)	D Loopback Clock Source iel(for SDRS0 and SDR104 on 0' - through SD pad 1' - direct
NAND	1	BT_TOGGLEMODE	Pages in 00 - 128 01 - 64 10 - 32 11 - 256	Block:	Nand Ni 00 - 1 01 - 2 10 - 4 11 - Resi	umber Of Devices: erved	Nand Row_ai 00 - 3 01 - 2 10 - 4 11 - 5	ldress_bytes:
	0	0	0	0	1	0	0	0
TYPE B	OOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	HSPRS: Half Speed Phase Selection 7 : select sampling at non-inverted cic 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection IX O: one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted cir. 1: select sampling at inverted clack	FSDLY: Full Speed Delay selection Bi one clock delay I: two clock delay	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM	Muxing Scheme: 00 - A/D16 01 - A+DH 10 - A+DL 11 - Reserved		OneNan 00 - 1KB 01 - 2KB 10 - 4KB 11 - Rese	d Page Size: erved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD	'00' - 1 TBD	ration Step	Bus Width: 0 - 1-bit 1 - 4-bit	Port S 00 - c: 01 - c: 10 - R 11 - R	SDHC2 eserved eserved	Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC	For White 1000 3 Adv. 1000 3 A			Part Select: 00 -e50MCI 01 -e50MC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
NAND	The normal supplies that a state of the control of			8007 SEARCH_COUNT: 00 2 01 - 2 10 - 2 11 - 8		Boof Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 12ms "1 - 22ms (LBA Nand)	Reserved
	0	0	0	0	0	0	0	0
TYPE B	OOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
(E	nfinit-Loop Debug USE only) - Disable - Enable	EEPROM Recovery Enable '0' - Disabled '1' - Enabled	CS selec 00 - CS# 01 - CS# 10 - CS# 11 - CS#	12	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)		Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460 L2	2_HW_INVALIDATE DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0х460 JT	FAG_SMODE[1:0]	WDOG_ENABLE '0' - Disabled '1' - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
	Reserved	Reserved		TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL ENABLE 0 - Disable DLL for SD/eMM 1 - Enable DLL for SD/Emm
0x470 DL 0- SD, 1- SD,	L Override: - DLL Slave Mode for)/eMMC - DLL Override Mode for)/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDMMC Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT MMU _DISABLE	Override Pad Settings (using PAD_SETTINGS valu
0x470 ur	eserved for nexpected equirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USDHC_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - 47K pullup 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set = 1 - Don't set	USDHC IOMUX_SION_BIT_ENA 0 - Disable 1 - Enable	RLEUSDHC IOMUX SRE Enable 0 - Disable 1 - Enable
0x470 "S	SDHC_CMD_OE_PRE_EN D/MMC debug)	LPB_BOOT (Co '00"- LPB Dison '01' - 1 GPIO (c '10' - Div by2 '11' - Div by 4	re / DDR- Bus) ble sef freq)	BT_LPB_POLARITY (GPIO polarity)	POWER_MNG_CFG (LDO's DCDC's) (Reserved - NÖT USED)			
0x470 Ov (us	verride NAND Pad Settings sing PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						fuse bit value.

4

3

2

5

В

京児野大电子技术有限会司 https://five-simSC techana.com Title 野大JMX GUL供心板 厚塔園 Size Document Number A2 PLY V1.0 Date: Wednesday, June 12, 2019 Sheet 10 of 10