Simulink Design Verifier Report

F:\Benchmark\sldv_output\regs_12B\regs_12B_replacement.slx YUZEHONG

Simulink Design Verifier Report: F:\Benchmark\sldv_output\regs-_12B\regs_12B_replacement.slx YUZEHONG

Publication date 28-Aug-2021 14:14:30

Table of Contents

	Summary	
2.	Analysis Information	. 2
	Model Information	. 2
	Analysis Options	. 2
3.	Test Objectives Status	. 3
	Objectives Satisfied	. 3
	Objectives Unsatisfiable	. 4
	Objectives Undecided	. 5
4.	Model Items	. 6
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bo-	
	unds/Relational Operator	6
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bo-	
	unds/Switch1	. 7
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bo-	
	unds/Switch2	. 7
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bou-	
	nds/Relational Operator	. 7
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bou-	
	nds/Switch1	. 8
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bou-	
	nds/Switch2	. 8
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Swit-	
	ch	. 8
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Satu-	
	ration Dynamic/Switch2	. 9
	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Satu-	
	ration Dynamic/Switch	. 9
	Regulators/HeightRegulator/Saturation	
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Sw-	
	itch	10
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Sat-	
		10
	Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Sat-	
	uration Dynamic/Switch	10
5.	Test Cases	
- /	Test Case 1	
	Test Case 2	
		13

Chapter 1. Summary

Analysis Information.

Model: regs_12B

lx

Mode: Test generation

Model Representation: Built on 28-Aug-2021 14:08:42

Test generation target: Model

Status: Exceeded time limit

PreProcessing Time: 11s Analysis Time: 300s

Objectives Status.

Number of Objectives:	28
Objectives Satisfied:	18
Objectives Unsatisfiable:	8
Objectives Undecided:	2

Chapter 2. Analysis Information

Table of Contents

Model Information	2
Analysis Options	. 2

Model Information

File: regs_12B Version: 1.55

Time Stamp: Wed Dec 05 21:38:09 2018

Author: elliocm

Analysis Options

Mode: TestGeneration
Rebuild Model Representation: IfChangeIsDetected

Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps: 10000time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings
Model Coverage Objectives: ConditionDecision

Include Relational Boundary Objectiv- off

es:

Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: off

Chapter 3. Test Objectives Status

Table of Contents

Objectives Satisfied	3
Objectives Unsatisfiable	4
Objectives Undecided	5

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
2	Conditi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/bo- unds/Relational Operator	RelationalOperator: inpu- t1 < input2 fal se	5	1 [11]
3	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/bo- unds/Switch1	logical trigger input false (output is from 3rd input port)	5	1 [11]
5	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/bo- unds/Switch2	logical trigger input false (output is from 3rd input port)	5	1 [11]
8	Conditi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Relational Operator	RelationalOperator: inpu- t1 < input2 fal se	5	1 [11]
9	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Switch1	logical trigger input false (output is from 3rd input port)	5	1 [11]
11	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Switch2	logical trigger input false (output is from 3rd input port)	5	1 [11]
13	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Swi- tch	logical trigger input false (output is from 3rd input port)	5	1 [11]
15	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Sat- uration Dynamic/Switch2	logical trigger input false (output is from 3rd input port)	5	1 [11]

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
16	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Sat- uration Dynamic/Switch2	logical trigger input true (output is from 1st input port)	163	2 [12]
17	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Sat- uration Dynamic/Switch	logical trigger input false (output is from 3rd input port)	5	1 [11]
18	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Sat- uration Dynamic/Switch	logical trigger input true (output is from 1st input port)	163	3 [13]
19	Decisi- on	Regulators/HeightRegulat- or/Saturation	input > lower limit true	5	1 [11]
20	Decisi- on	Regulators/HeightRegulat- or/Saturation	input > lower limit false	5	1 [11]
21	Decisi- on	Regulators/HeightRegulat- or/Saturation	input >= upper limit true	5	1 [11]
22	Decisi- on	Regulators/HeightRegulat- or/Saturation	input >= upper limit false	5	1 [11]
23	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sw- itch	logical trigger input false (output is from 3rd input port)	5	1 [11]
25	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sat- uration Dynamic/Switch2	logical trigger input false (output is from 3rd input port)	5	1 [11]
27	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sat- uration Dynamic/Switch	logical trigger input false (output is from 3rd input port)	5	1 [11]

Objectives Unsatisfiable

Simulink Design Verifier found that there does not exist any test case exercising these test objectives. This often indicates the presence of dead logic in the model. Other possible reasons can be inactive blocks in the model due to parameter configuration or test constraints such as given using Test Condition blocks.

#	Type	Model Item	Analys- is Time (sec)	Test Ca- se
1		Regulators/HeightRegulat- or/Tustin Integrator (Limi-	7	n/a

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
		ted, Resettable, States)/bo- unds/Relational Operator			
4	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/bo- unds/Switch1	logical trigger input true (output is from 1st input port)	7	n/a
6	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/bo- unds/Switch2	logical trigger input true (output is from 1st input port)	7	n/a
7	Conditi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Relational Operator	RelationalOperator: input1 < input2 true	7	n/a
10	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Switch1	logical trigger input true (output is from 1st input port)	7	n/a
12	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/bou- nds/Switch2	logical trigger input true (output is from 1st input port)	7	n/a
14	Decisi- on	Regulators/PitchRegulato- r/Tustin Integrator (Limit- ed, Resettable, States)/Swi- tch	logical trigger input true (output is from 1st input port)	7	n/a
24	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sw- itch	logical trigger input true (output is from 1st input port)	7	n/a

Objectives Undecided

Simulink Design Verifier was not able to process these objectives with the current options.

#	Туре	Model Item	Description	Analys- is Time (sec)	Test Ca- se
26	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sat- uration Dynamic/Switch2	(output is from 1st input	-1	n/a
28	Decisi- on	Regulators/HeightRegulat- or/Tustin Integrator (Limi- ted, Resettable, States)/Sat- uration Dynamic/Switch	(output is from 1st input	-1	n/a

Chapter 4. Model Items

Table of Contents

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bound-	
s/Relational Operator	. 6
Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bound-	
s/Switch1	. 7
Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bound- s/Switch2	. 7
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bound-	
s/Relational Operator	. 7
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bound-	
s/Switch1	. 8
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bound-	
s/Switch2	. 8
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Switch	8
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation	
Dynamic/Switch2	g
Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation	
Dynamic/Switch	. 9
Regulators/HeightRegulator/Saturation	9
Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Switch	10
Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturati-	
on Dynamic/Switch2	10
Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturati-	
on Dynamic/Switch	10

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator

#	#:	Type	Description	Status	Test Case
1	1		RelationalOperator: in- put1 < input2 true	Unsati- sfiable	n/a
2	2		RelationalOperator: in- put1 < input2 false	Satisfi- ed	1 [11]

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch1

#:	Туре	Description	Status	Test Case
3	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
4	Decision	logical trigger input tr- ue (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch2

#:	Туре	Description	Status	Test Case
5	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
6	Decision	logical trigger input tr- ue (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator

#:	Туре	Description	Status	Test Case
7		RelationalOperator: in- put1 < input2 true	Unsati- sfiable	n/a
8	Condition	RelationalOperator: in- put1 < input2 false	Satisfi- ed	1 [11]

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch1

#:	Туре	Description	Status	Test Case
9	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
10	Decision	logical trigger input tr- ue (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch2

#:	Туре	Description S	Status	Test Case
11	Decision	logical trigger input false (output is from 3rd input port)		1 [11]
12	Decision	logical trigger input true (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Switch

#:	Туре	Description	Status	Test Case
13	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
14	Decision	logical trigger input tr- ue (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2

#:	Туре	Description	Status	Test Case
15	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
16	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	2 [12]

Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch

#:	Туре	Description S	Status	Test Case
17	Decision	logical trigger input false (output is from 3rd input port)		1 [11]
18	Decision	logical trigger input true (output is from 1st input port)	Satisfi- ed	3 [13]

Regulators/HeightRegulator/Saturation

#:	Туре	Description Status 7	Test Case
19	Decision	input > lower limit tr- ue Satisfi- ed	1 [11]
20	Decision	input > lower limit fal- se ed Satisfi-	1 [11]
21	Decision	input >= upper limit tr- Satisfi- input	1 [11]
22	Decision	input >= upper limit Satisfi- false ed	1 [11]

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Switch

#:	Туре	Description	Status	Test Case
23	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
24	Decision	logical trigger input tr- ue (output is from 1st input port)	Unsati- sfiable	n/a

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2

#:	Туре	Description St	tatus	Test Case
25	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [11]
26	Decision	logical trigger input true (output is from 1st input port)	ndec- led	n/a

Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch

#:	Туре	Description St	tatus	Test Case
27	Decision	logical trigger input fa- lse (output is from 3rd input port)	atisfi- d	1 [11]
28	Decision	logical trigger input true (output is from 1st input port)	ndec- led	n/a

Chapter 5. Test Cases

Table of Contents

Test Case 1	11
Test Case 2	12
Test Case 3	13

This section contains detailed information about each generated test case. Some input signals are unused. Input data will not be reported for them.

Test Case 1

Summary.

Length: 0.02 second (3 sample periods)

Objectives Satisfied: 16

Objectives.

St- ep	Ti- me	Model Item	Objectives
		Regulators/HeightRegulator/Saturation Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Switch Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2 Regulators/HeightRegulator/Saturation Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Switch Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2 Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2 Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch1 Regulators/HeightRegulator/Tustin Integrators/HeightRegulator/Tustin Integrator (Limited, Resettable, States-)/bounds/Switch1 Regulators/HeightRegulator/Tustin Integrator/Tustin Integrator/HeightRegulator/Tustin Integrator/HeightRegulator/HeightRegulator/Tustin Integrator/HeightRegulator/HeightRegulator/Tustin Integrator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/HeightRegulator/He	input >= upper limit false logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) input > lower limit false logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) RelationalOperator: input1 < input2 false logical trigger input false (output is from 3rd input port) RelationalOperator: input1 < input2 false logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port)
		grator (Limited, Resettable, States)/Saturation Dynamic/Switch Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2 Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch1	logical trigger input false (output om 3rd input port) logical trigger input false (output om 3rd input port) RelationalOperator: input1 < intline logical trigger input false (output om 3rd input port) RelationalOperator: input1 < intline logical trigger input false (output logical trigger input logical trigger input false (output logical trigger input logical trigger i

St-	Ti-	Model Item	Objectives
ep	me		
		Regulators/HeightRegulator/Tustin Integrator (Limited, Resettable, States-)/bounds/Switch2 Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch1 Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/bounds/Switch2	
2	0 01	Regulators/HeightRegulator/Saturation	input > lower limit true
3	0 02	Regulators/HeightRegulator/Saturation	input >= upper limit true

Generated Input Data.

Time	0	0.01	0.02
Step	1	2	3
beta_adc_deg	5.9566	0	0
vtas_adc_kts	1.9184	1	1
lcv_cmd_fcs_dps	-5.4067	0	0
mcv_cmd_fcs_dps	-3.321	1.4643	1.4643
ncv_cmd_fcs_dps	-6.4012	-7.5632	-7.5632
xcv_cmd_fcs_fps	2.414	0	0
hcv_cmd_fcs_fps	2.6094	0	1
lcv_fps_dps	1.6229	0	0
mcv_fcs_dps	-4.7853	0	0
ncv_fcs_dps	1.162	0	0
dcv_fcs_fps	-6.7752	0	0
zcv_fcs_fps	-5.4024	0	0
beta_dot	-4.0808	0	0

Test Case 2

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 1

Objectives.

S			Model Item	Objectives
e	p	me		
1			Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2	

Generated Input Data.

Time	0
Step	1
beta_adc_deg	-
vtas_adc_kts	-
lcv_cmd_fcs_dps	-
mcv_cmd_fcs_dps	2000000
ncv_cmd_fcs_dps	-
xcv_cmd_fcs_fps	-
hcv_cmd_fcs_fps	-
lcv_fps_dps	-
mcv_fcs_dps	0
ncv_fcs_dps	-
dcv_fcs_fps	-
zcv_fcs_fps	-
beta_dot	-

Test Case 3

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 1

Objectives.

St ej		Model Item	Objectives
1	0	Regulators/PitchRegulator/Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch	

Generated Input Data.

Time	0	
Step	1	
beta_adc_deg	-	

Time	0
Step	1
vtas_adc_kts	-
lcv_cmd_fcs_dps	-
mcv_cmd_fcs_dps	-2000000
ncv_cmd_fcs_dps	-
xcv_cmd_fcs_fps	-
hcv_cmd_fcs_fps	-
lcv_fps_dps	-
mcv_fcs_dps	0
ncv_fcs_dps	-
dcv_fcs_fps	-
zcv_fcs_fps	-
beta_dot	-