Simulink Design Verifier Report

euler321_I2B_12B YUZEHONG

Simulink Design Verifier Report: euler321_I2B_12B YUZEHONG

Publication date 27-Aug-2021 10:31:30

Table of Contents

1. Summary	1
2. Analysis Information	
Model Information	2
Analysis Options	. 2
Unsupported Blocks	. 3
3. Test Objectives Status	4
Objectives Satisfied	
Objectives Undecided Due to Stubbing	. 5
Objectives Undecided Due to Nonlinearities	5
4. Model Items	. 7
Subsystem2/Relational Operator	. 7
Subsystem2/Relational Operator1	. 7
Subsystem2/Relational Operator2	. 8
Subsystem2/Relational Operator3	. 8
Subsystem2/Relational Operator4	. 8
Subsystem2/Relational Operator5	
Subsystem2/Relational Operator6	. 9
Subsystem2/Relational Operator7	. 9
Subsystem2/Relational Operator8	. 9
Subsystem2/AND	10
5. Test Cases	12
Test Case 1	12

Chapter 1. Summary

Analysis Information.

Model:	euler321_I2B_12B
Mode:	Test generation

Model Representation: Built on 27-Aug-2021 10:30:36

Test generation target: Model

Status: Stopped by user

PreProcessing Time: 9s Analysis Time: 46s

Objectives Status.

Number of Objectives:	36
Objectives Satisfied:	18
Objectives Undecided Due to Stubbing:	1
Objectives Undecided Due to Nonlinearities:	17

Chapter 2. Analysis Information

Table of Contents

Model Information	2
Analysis Options	2
Unsupported Blocks	

Model Information

File: euler321_I2B_12B

Version: 1.44

Time Stamp: Mon Nov 19 18:10:29 2018

Author: elliocm

Analysis Options

Mode: TestGeneration
Rebuild Model Representation: IfChangeIsDetected

Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps: 10000time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings
Model Coverage Objectives: ConditionDecision

Include Relational Boundary Objectiv- off

es:

Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the

randomize data that do not affect the

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: off

Unsupported Blocks

The following blocks are not supported by Simulink Design Verifier. They were abstracted during the analysis. This can lead Simulink Design Verifier to produce only partial results for parts of the model that depends on the output values of these blocks.

Block	Туре
sincos	Trigonometry
Trigonometric Function2	Trigonometry
Trigonometric Function3	Trigonometry
Trigonometric Function4	Trigonometry
Trigonometric Function5	Trigonometry
Trigonometric Function6	Trigonometry
Trigonometric Function7	Trigonometry

Chapter 3. Test Objectives Status

Table of Contents

Objectives Satisfied	4
Objectives Undecided Due to Stubbing	5
Objectives Undecided Due to Nonlinearities	5

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Conditi- on	Subsystem2/Relational Operator	RelationalOperator: input1 == input2 true	5	1 [12]
3	Conditi- on	Subsystem2/Relational Operator1	RelationalOperator: input1 == input2 true	5	1 [12]
5	Conditi- on	Subsystem2/Relational Operator2	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
7	Conditi- on	Subsystem2/Relational Operator3	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
9	Conditi- on	Subsystem2/Relational Operator4	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
11	Conditi- on	Subsystem2/Relational Operator5	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
13	Conditi- on	Subsystem2/Relational Operator6	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
15	Conditi- on	Subsystem2/Relational Operator7	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
17	Conditi- on	Subsystem2/Relational Operator8	RelationalOperator: inpu- t1 == input2 true	5	1 [12]
19	Conditi- on	Subsystem2/AND	Logic: input port 1 true	5	1 [12]
21	Conditi- on	Subsystem2/AND	Logic: input port 2 true	5	1 [12]
23	Conditi- on	Subsystem2/AND	Logic: input port 3 true	5	1 [12]
25	Conditi- on	Subsystem2/AND	Logic: input port 4 true	5	1 [12]
27	Conditi- on	Subsystem2/AND	Logic: input port 5 true	5	1 [12]
29	Conditi- on	Subsystem2/AND	Logic: input port 6 true	5	1 [12]

#	Туре	Model Item	Description	Analys- is Time (sec)	Test Ca- se
31	Conditi- on	Subsystem2/AND	Logic: input port 7 true	5	1 [12]
33	Conditi- on	Subsystem2/AND	Logic: input port 8 true	5	1 [12]
35	Conditi- on	Subsystem2/AND	Logic: input port 9 true	5	1 [12]

Objectives Undecided Due to Stubbing

Simulink Design Verifier was not able to decide these objectives due to stubbing.

#	Туре	Model Item		Analys- is Time (sec)	Test Ca- se
14		Subsystem2/Relational Operator6	RelationalOperator: inpu- t1 == input2 false	34	n/a

Objectives Undecided Due to Nonlinearities

Simulink Design Verifier was not able to decide these objectives due to the presence of nonlinear arithmetic in the model.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
2	Conditi- on	Subsystem2/Relational Operator	RelationalOperator: input1 == input2 false	34	n/a
4	Conditi- on	Subsystem2/Relational Operator1	RelationalOperator: input1 == input2 false	34	n/a
6	Conditi- on	Subsystem2/Relational Operator2	RelationalOperator: input1 == input2 false	34	n/a
8	Conditi- on	Subsystem2/Relational Operator3	RelationalOperator: inpu- t1 == input2 false	34	n/a
10	Conditi- on	Subsystem2/Relational Operator4	RelationalOperator: inpu- t1 == input2 false	34	n/a
12	Conditi- on	Subsystem2/Relational Operator5	RelationalOperator: inpu- t1 == input2 false	34	n/a
16	Conditi- on	Subsystem2/Relational Operator7	RelationalOperator: inpu- t1 == input2 false	34	n/a
18	Conditi- on	Subsystem2/Relational Operator8	RelationalOperator: inpu- t1 == input2 false	34	n/a
20	Conditi- on	Subsystem2/AND	Logic: input port 1 false	34	n/a

Test Objectives Status

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
22	Conditi- on	Subsystem2/AND	Logic: input port 2 false	34	n/a
24	Conditi- on	Subsystem2/AND	Logic: input port 3 false	34	n/a
26	Conditi- on	Subsystem2/AND	Logic: input port 4 false	35	n/a
28	Conditi- on	Subsystem2/AND	Logic: input port 5 false	35	n/a
30	Conditi- on	Subsystem2/AND	Logic: input port 6 false	35	n/a
32	Conditi- on	Subsystem2/AND	Logic: input port 7 false	35	n/a
34	Conditi- on	Subsystem2/AND	Logic: input port 8 false	35	n/a
36	Conditi- on	Subsystem2/AND	Logic: input port 9 false	35	n/a

Chapter 4. Model Items

Table of Contents

Subsystem2/Relational Operator	. 7
Subsystem2/Relational Operator1	. 7
Subsystem2/Relational Operator2	
Subsystem2/Relational Operator3	
Subsystem2/Relational Operator4	
Subsystem2/Relational Operator5	
Subsystem2/Relational Operator6	
Subsystem2/Relational Operator7	
Subsystem2/Relational Operator8	
Subsystem2/AND	

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

Subsystem2/Relational Operator

#:	Type	Description Statu	s Test Case
1	Condition	RelationalOperator: in- put1 == input2 true ed	i- 1 [12]
2	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearing ies	0

Subsystem2/Relational Operator1

#:	Туре	Description Status	Test Case
3	Condition	RelationalOperator: in- put1 == input2 true ed	1 [12]
4	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit- ies	

Subsystem2/Relational Operator2

#:	Туре	Description Status	Test Case
5	Condition	RelationalOperator: in- put1 == input2 true ed	- 1 [12]
6	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit ies	

Subsystem2/Relational Operator3

#:	Туре	Description	Status	Test Case
7	Condition	RelationalOperator: in- put1 == input2 true	Satisfi- ed	1 [12]
8	Condition	RelationalOperator: in- put1 == input2 false	Unde- cided due to nonli- nearit- ies	n/a

Subsystem2/Relational Operator4

#:	Туре	Description Statu	Test Case
9	Condition	RelationalOperator: in- put1 == input2 true ed	- 1 [12]
10	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit ies	1

Subsystem2/Relational Operator5

#:	Type	Description	Status	Test Case
11		RelationalOperator: in- put1 == input2 true	Satisfi- ed	1 [12]

#:	Type	Description Status	Test Case
12	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit ies	

Subsystem2/Relational Operator6

#:	Туре	Description	Status	Test Case
13	Condition	RelationalOperator: in- put1 == input2 true	Satisfi- ed	1 [12]
14	Condition	RelationalOperator: in- put1 == input2 false	Unde- cided due to stubbi- ng	n/a

Subsystem2/Relational Operator7

#:	Туре	Description Status	Test Case
15	Condition	RelationalOperator: in- put1 == input2 true ed	1 [12]
16	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit- ies	n/a

Subsystem2/Relational Operator8

#:	Туре	Description Status	Test Case
17	Condition	RelationalOperator: in- put1 == input2 true ed	1 [12]
18	Condition	RelationalOperator: in- put1 == input2 false cided due to nonli- nearit- ies	n/a

Subsystem2/AND

#:	Туре	Description	Status	Test Case
19	Condition	Logic: input port 1 true	Satisfi- ed	1 [12]
20	Condition	Logic: input port 1 fal- se	Unde- cided due to nonli- nearit- ies	n/a
21	Condition	Logic: input port 2 true	Satisfi- ed	1 [12]
22	Condition	Logic: input port 2 false	Unde- cided due to nonli- nearit- ies	n/a
23	Condition	Logic: input port 3 true	Satisfi- ed	1 [12]
24	Condition	Logic: input port 3 false	Unde- cided due to nonli- nearit- ies	n/a
25	Condition	Logic: input port 4 true	Satisfi- ed	1 [12]
26	Condition	Logic: input port 4 fal- se	Unde- cided due to nonli- nearit- ies	n/a
27	Condition	Logic: input port 5 true	Satisfi- ed	1 [12]
28	Condition	Logic: input port 5 false	Unde- cided due to nonli- nearit- ies	n/a
29	Condition	Logic: input port 6 true	Satisfi- ed	1 [12]
30	Condition	Logic: input port 6 false	Unde- cided	n/a

Model Items

#:	Туре	Description	Status	Test Case
			due to nonli- nearit- ies	
31	Condition	Logic: input port 7 true	Satisfi- ed	1 [12]
32	Condition	Logic: input port 7 fal- se	Unde- cided due to nonli- nearit- ies	n/a
33	Condition	Logic: input port 8 true	Satisfi- ed	1 [12]
34	Condition	Logic: input port 8 false	Unde- cided due to nonli- nearit- ies	n/a
35	Condition	Logic: input port 9 true	Satisfi- ed	1 [12]
36	Condition	Logic: input port 9 fal- se	Unde- cided due to nonli- nearit- ies	n/a

Chapter 5. Test Cases

Table of Contents

Test Case 1	12
[est Case 1	

This section contains detailed information about each generated test case.

Test Case 1

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 18

Objectives.

St-	Ti-	Model Item	Objectives
ер	me		
1	0	Subsystem2/Relational Operator2 Subsystem2/Relational Operator3 Subsystem2/Relational Operator5 Subsystem2/Relational Operator7 Subsystem2/Relational Operator7 Subsystem2/Relational Operator1 Subsystem2/Relational Operator6 Subsystem2/Relational Operator8 Subsystem2/Relational Operator Subsystem2/AND	RelationalOperator: input1 == input2 true Logic: input port 9 true Logic: input port 9 true Logic: input port 5 true Logic: input port 1 true Logic: input port 3 true Logic: input port 4 true Logic: input port 6 true Logic: input port 7 true Logic: input port 7 true Logic: input port 8 true

Generated Input Data.

Test Cases

Time	0
Step	1
phi	5.9566
theta	1.9184
psi	-5.4067
Vi	[9.8142 -3.321 5.9365]
Inport	-6.4012