Simulink Design Verifier Report

NLGuidance YUZEHONG

Simulink Design Verifier Report: NLGuidance YUZEHONG

Publication date 27-Aug-2021 10:00:28

Table of Contents

1. Summary	1
2. Analysis Information	2
Model Information	
Analysis Options	2
Approximations	
3. Test Objectives Status	
Objectives Satisfied	
Objectives Undecided Due to Nonlinearities	
Objectives Undecided Due to Division by Zero	
Objectives Unsatisfiable under Approximation	
4. Model Items	
NLGuidance/Relational Operator1	
NLGuidance/Relational Operator	
NLGuidance/Logical Operator	
NLGuidance/If	
NLGuidance/Outer/Relational Operator	
NLGuidance/Inner/Relational Operator1	
NLGuidance/Inner/If	
NLGuidance/Outer/If	
5. Test Cases	
Test Case 1	

Chapter 1. Summary

Analysis Information.

Model:	NLGuidance
Mode:	Test generation

Model Representation: Cache from 27-Aug-2021 09:52:14

Test generation target: Model

Status: Stopped by user

PreProcessing Time: 4s Analysis Time: 171s

Objectives Status.

Number of Objectives:	18
Objectives Satisfied:	7
Objectives Undecided Due to Nonlinearities:	1
Objectives Undecided Due to Division by Zero:	8
Objectives Unsatisfiable under Approximation:	2

Chapter 2. Analysis Information

Table of Contents

Model Information	2
Analysis Options	2
Approximations	

Model Information

File: NLGuidance

Version: 1.72

Time Stamp: Fri Mar 23 23:59:56 2018

Author: elliocm

Analysis Options

Mode: TestGeneration
Rebuild Model Representation: IfChangeIsDetected

Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps:10000time stepsTest Conditions:UseLocalSettingsTest Objectives:UseLocalSettingsModel Coverage Objectives:ConditionDecision

Include Relational Boundary Objectiv- off

es:

Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: off

Approximations

Simulink Design Verifier performed the following approximations during analysis. These can impact the precision of the results generated by Simulink Design Verifier. Please see the product documentation for further details.

#	Туре	Description
1	Rational approximation	The model includes floating-point arithmetic. Simulink Design Verifier approximates floating-point arithmetic with rational number arithmetic. Specifying minimum and maximum values that mimic environmental constraints on root-level Inport blocks may reduce instances of rational approximation.

Chapter 3. Test Objectives Status

Table of Contents

Objectives Satisfied	4
Objectives Undecided Due to Nonlinearities	
Objectives Undecided Due to Division by Zero	
Objectives Unsatisfiable under Approximation	

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
2	Conditi- on	NLGuidance/Relational Operator1	RelationalOperator: input1 <= input2 false	4	1 [9]
4	Conditi- on	NLGuidance/Relational Operator	RelationalOperator: input1 <= input2 false	4	1 [9]
6	Conditi- on	NLGuidance/Logical Operator	Logic: input port 1 false	4	1 [9]
8	Conditi- on	NLGuidance/Logical Operator	Logic: input port 2 false	4	1 [9]
10	Decisi- on	NLGuidance/If	input logical value false	4	1 [9]
12	Conditi- on	NLGuidance/Outer/Relational Operator	RelationalOperator: input1 < input2 false	4	1 [9]
18	Decisi- on	NLGuidance/Outer/If	input logical value false	4	1 [9]

Objectives Undecided Due to Nonlinearities

Simulink Design Verifier was not able to decide these objectives due to the presence of nonlinear arithmetic in the model.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
7	Conditi- on	NLGuidance/Logical Operator	Logic: input port 2 true	10	n/a

Objectives Undecided Due to Division by Zero

Simulink Design Verifier was not able to decide these objectives due to division by zero errors in the model.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Conditi- on	NLGuidance/Relational Operator1	RelationalOperator: input1 <= input2 true	10	n/a
3	Conditi- on	NLGuidance/Relational Operator	RelationalOperator: input1 <= input2 true	10	n/a
5	Conditi- on	NLGuidance/Logical Operator	Logic: input port 1 true	10	n/a
9	Decisi- on	NLGuidance/If	input logical value true	10	n/a
13	Conditi- on	NLGuidance/Inner/Relational Operator1	RelationalOperator: inpu- t1 < input2 true	10	n/a
14	Conditi- on	NLGuidance/Inner/Relational Operator1	RelationalOperator: inpu- t1 < input2 false	10	n/a
15	Decisi- on	NLGuidance/Inner/If	input logical value true	10	n/a
16	Decisi- on	NLGuidance/Inner/If	input logical value false	10	n/a

Objectives Unsatisfiable under Approximation

Simulink Design Verifier found that there does not exist any test case exercising these test objectives under the impact of approximations during analysis. This often indicates the presence of dead logic in the model. Other possible reasons can be inactive blocks in the model due to parameter configuration or test constraints such as given using Test Condition blocks. In rare cases, the approximations performed by Simulink Design Verifier can make objectives impossible to achieve.

#	Туре	Model Item	Description	1	Test Ca- se
11	Conditi- on	NLGuidance/Outer/Relational Operator	RelationalOperator: input1 < input2 true	10	n/a
17	Decisi- on	NLGuidance/Outer/If	input logical value true	10	n/a

Chapter 4. Model Items

Table of Contents

NLGuidance/Relational Operator1	6
NLGuidance/Relational Operator	6
NLGuidance/Logical Operator	7
NLGuidance/If	7
NLGuidance/Outer/Relational Operator	7
NLGuidance/Inner/Relational Operator1	8
NLGuidance/Inner/If	8
NLGuidance/Outer/If	8

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

NLGuidance/Relational Operator1

#:	Type	Description	Status	Test Case
1	Condition		Unde- cided due to divisi- on by zero	n/a
2	Condition	RelationalOperator: in- put1 <= input2 false	Satisfi- ed	1 [9]

NLGuidance/Relational Operator

#:	Туре	Description Sta	tus	Test Case
3	Condition	RelationalOperator: in- put1 <= input2 true cide due div on 2 zer	ed e to isi- by	n/a
4	Condition	RelationalOperator: in- put1 <= input2 false ed	isfi-	1 [9]

NLGuidance/Logical Operator

#:	Туре	Description	Status	Test Case
5	Condition	Logic: input port 1 true	Unde- cided due to divisi- on by zero	n/a
6	Condition	Logic: input port 1 false	Satisfi- ed	1 [9]
7	Condition	Logic: input port 2 true	Unde- cided due to nonli- nearit- ies	n/a
8	Condition	Logic: input port 2 false	Satisfi- ed	1 [9]

NLGuidance/If

#:	Туре	Description	Status	Test Case
9	Decision	input logical value tr- ue	Unde- cided due to divisi- on by zero	n/a
10	Decision	input logical value fal- se	Satisfi- ed	1 [9]

NLGuidance/Outer/Relational Operator

#:	Туре	Description Status	Test Case
11	Condition	RelationalOperator: in- put1 < input2 true sfiable under appro- ximat- ion	n/a
12	Condition	RelationalOperator: in- put1 < input2 false ed	1 [9]

NLGuidance/Inner/Relational Operator1

#:	Туре	Description S	tatus	Test Case
13	Condition	d: d: o:	Inde- ided lue to livisi- n by ero	n/a
14	Condition	d: d: o:	Inde- ided lue to livisi- n by ero	n/a

NLGuidance/Inner/If

#:	Type	Description	Status	Test Case
15	Decision	input logical value tr- ue	Unde- cided due to divisi- on by zero	n/a
16	Decision	input logical value fal- se	Unde- cided due to divisi- on by zero	n/a

NLGuidance/Outer/If

#:	Туре	Description	Status	Test Case
17	Decision	input logical value tr- ue	Unsati- sfiable under appro- ximat- ion	n/a
18	Decision	input logical value fal- se	Satisfi- ed	1 [9]

Chapter 5. Test Cases

Table of Contents

This section contains detailed information about each generated test case. Some input signals are unused. Input data will not be reported for them.

Test Case 1

Summary.

Length: 0 second (1 sample period)

Objectives Satisfied: 7

Objectives.

St- ep	Ti- me	Model Item	Objectives
1	0	NLGuidance/Relational Operator1 NLGuidance/Relational Operator NLGuidance/Logical Operator NLGuidance/If NLGuidance/Logical Operator NLGuidance/Outer/If NLGuidance/Outer/Relational Operator	RelationalOperator: input1 <= input2 false RelationalOperator: input1 <= input2 false Logic: input port 2 false input logical value false Logic: input port 1 false input logical value false RelationalOperator: input1 < input2 fa- lse

Generated Input Data.

Time	0
Step	1
Xtarg	[5.9566 1.9184 -5.4067]
Xv	[9.8142 -3.321 5.9365]
Vv	[-6.4012 2.414 -3.4756]
r	1.162