# Simulink Design Verifier Report bscfsm YUZEHONG

# Simulink Design Verifier Report: bscfsm YUZEHONG

Publication date 28-Aug-2021 13:57:16

### **Table of Contents**

	Summary		
2.	Analysis Information		2
	Model Information		2
	Analysis Options		2
3.	Test Objectives Status		3
	Objectives Satisfied		3
	Objectives Unsatisfiable		8
4.	Model Items		9
	FiniteStateMachine/Manager/Actions/If		9
	FiniteStateMachine/Manager/Actions/Transition/Switch2	1	0
	FiniteStateMachine/Manager/Actions/Nominal/Switch2	1	0
	FiniteStateMachine/Manager/Actions/Transition/Logical Operator12	. 1	0
	FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator1	. 1	1
	FiniteStateMachine/Manager/Actions/Nominal/Logical Operator12	1	1
	FiniteStateMachine/Manager/Actions/Transition/Switch1	1	1
	FiniteStateMachine/Manager/Actions/Standby/Switch2	1	2
	FiniteStateMachine/Manager/Actions/Maneuver/Switch2	. 1	2
	FiniteStateMachine/Manager/Actions/Nominal/Switch1	1	2
	FiniteStateMachine/Manager/Actions/Standby/Logical Operator12	1	2
	FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator12	1	3
	FiniteStateMachine/Manager/Actions/Standby/Switch1	1	3
	FiniteStateMachine/Manager/Actions/Maneuver/Switch1	. 1	3
	FiniteStateMachine/Manager/Output/If	. 1	4
	FiniteStateMachine/Sen/Actions/If	1	4
	FiniteStateMachine/Sen/Actions/Nominal/Switch2	. 1	5
	FiniteStateMachine/Sen/Actions/Transition/Logical Operator12	1	5
	FiniteStateMachine/Sen/Actions/Nominal/Logical Operator12	1	5
	FiniteStateMachine/Sen/Actions/Fault/Logical Operator2	1	5
	FiniteStateMachine/Sen/Actions/Transition/Switch1	1	6
	FiniteStateMachine/Sen/Actions/Nominal/Switch1	. 1	6
	FiniteStateMachine/Sen/Actions/Fault/Logical Operator3	1	6
	FiniteStateMachine/Sen/Actions/Fault/Logical Operator12	1	7
	FiniteStateMachine/Sen/Actions/Fault/Switch1	1	7
	FiniteStateMachine/Sen/Output/Relational Operator5	1	7
	FiniteStateMachine/Sen/Output/Switch2	1	7
5.	Test Cases	. 1	9
	Test Case 1	. 1	9
	Test Case 2		
	Test Case 3		
	Test Case 4	2	:3
	Test Case 5	. 2	23

# **Chapter 1. Summary**

#### **Analysis Information.**

Model: bscfsm

Mode: Test generation

Model Representation: Built on 28-Aug-2021 13:56:23

Test generation target: Model

Status: Completed normally

PreProcessing Time: 44s Analysis Time: 40s

#### **Objectives Status.**

Number of Objectives:80Objectives Satisfied:75Objectives Unsatisfiable:5

# **Chapter 2. Analysis Information**

#### **Table of Contents**

Model Information	2
Analysis Options	. 2

#### **Model Information**

File: bscfsm Version: 1.102

Time Stamp: Sun Apr 08 01:43:19 2018

Author: elliocm

### **Analysis Options**

Mode: TestGeneration
Rebuild Model Representation: IfChangeIsDetected

Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps: 10000time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings
Model Coverage Objectives: ConditionDecision

Include Relational Boundary Objectiv- off

es:

outcome:

Maximum Analysis Time: 300s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report:

# **Chapter 3. Test Objectives Status**

#### **Table of Contents**

Objectives Satisfied	3
Objectives Unsatisfiable	8

### **Objectives Satisfied**

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 1 "if" condition <b>true</b>	21	1 [19]
2	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 1 "if" condition <b>false</b>	21	1 [19]
3	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 2 "elseif" condition <b>true</b>	21	1 [19]
4	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 2 "elseif" condition false	21	1 [19]
5	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 3 "elseif" condition <b>true</b>	21	1 [19]
6	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 3 "elseif" condition false	21	1 [19]
7	Decisi- on	FiniteStateMachine/Mana- ger/Actions/If	input 4 "elseif" condition <b>true</b>	21	1 [19]
9	Decisi- on	FiniteStateMachine/Manager/Actions/Transition/Switch2	logical trigger input false (output is from 3rd input port)	21	1 [19]
10	Decisi- on	FiniteStateMachine/Manager/Actions/Transition/Switch2	logical trigger input true (output is from 1st input port)	21	1 [19]
11	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Swit- ch2	logical trigger input false (output is from 3rd input port)	21	1 [19]
12	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Swit- ch2	logical trigger input true (output is from 1st input port)	21	1 [19]
13	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Transition/Lo- gical Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
14	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Transition/Lo- gical Operator12	Logic: input port 1 false	21	1 [19]

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
15	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Transition/Lo- gical Operator12	Logic: input port 2 <b>true</b>	21	1 [19]
16	Conditi- on	FiniteStateMachine/Manager/Actions/Transition/Logical Operator12	Logic: input port 2 <b>false</b>	39	5 [23]
17	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator1	Logic: input port 1 <b>true</b>	21	1 [19]
18	Conditi- on	FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator1	Logic: input port 1 false	21	1 [19]
19	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator1	Logic: input port 2 <b>true</b>	21	1 [19]
21	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Logi- cal Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
22	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Logi- cal Operator12	Logic: input port 1 <b>false</b>	37	4 [23]
23	Decisi- on	FiniteStateMachine/Manager/Actions/Transition/Switch1	logical trigger input false (output is from 3rd input port)	21	1 [19]
24	Decisi- on	FiniteStateMachine/Manager/Actions/Transition/Switch1	logical trigger input true (output is from 1st input port)	21	1 [19]
25	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Switc- h2	logical trigger input false (output is from 3rd input port)	21	1 [19]
26	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Switc- h2	logical trigger input true (output is from 1st input port)	21	1 [19]
27	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Sw- itch2	logical trigger input false (output is from 3rd input port)	21	1 [19]
28	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Sw- itch2	logical trigger input true (output is from 1st input port)	21	1 [19]
29	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Swit- ch1	logical trigger input false (output is from 3rd input port)	21	1 [19]
30	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Nominal/Swit- ch1	logical trigger input true (output is from 1st input port)	37	4 [23]

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
31	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Logic- al Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
32	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Logic- al Operator12	Logic: input port 1 <b>false</b>	21	1 [19]
33	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
34	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator12	Logic: input port 1 <b>false</b>	21	1 [19]
35	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator12	Logic: input port 2 <b>true</b>	21	1 [19]
37	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Switc- h1	logical trigger input false (output is from 3rd input port)	21	1 [19]
38	Decisi- on	FiniteStateMachine/Mana- ger/Actions/Standby/Switc- h1	logical trigger input true (output is from 1st input port)	21	1 [19]
39	Decisi- on	FiniteStateMachine/Manager/Actions/Maneuver/Switch1	logical trigger input false (output is from 3rd input port)	21	1 [19]
40	Decisi- on	FiniteStateMachine/Manager/Actions/Maneuver/Switch1	logical trigger input true (output is from 1st input port)	21	1 [19]
41	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 1 "if" condition <b>true</b>	21	1 [19]
42	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 1 "if" condition false	21	1 [19]
43	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 2 "elseif" condition <b>true</b>	21	1 [19]
44	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 2 "elseif" condition false	21	1 [19]
45	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 3 "elseif" condition <b>true</b>	21	1 [19]
46	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 3 "elseif" condition false	21	1 [19]
47	Decisi- on	FiniteStateMachine/Mana- ger/Output/If	input 4 "elseif" condition <b>true</b>	21	1 [19]
49	Decisi- on	FiniteStateMachine/Se- n/Actions/If	input 1 "if" condition <b>true</b>	21	1 [19]

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
50	Decisi- on	FiniteStateMachine/Se-n/Actions/If	input 1 "if" condition <b>false</b>	21	1 [19]
51	Decisi- on	FiniteStateMachine/Se- n/Actions/If	input 2 "elseif" condition true	21	1 [19]
52	Decisi- on	FiniteStateMachine/Se- n/Actions/If	input 2 "elseif" condition false	21	1 [19]
53	Decisi- on	FiniteStateMachine/Se- n/Actions/If	input 3 "elseif" condition <b>true</b>	21	1 [19]
55	Decisi- on	FiniteStateMachine/Se- n/Actions/Nominal/Switc- h2	logical trigger input false (output is from 3rd input port)	21	1 [19]
56	Decisi- on	FiniteStateMachine/Se- n/Actions/Nominal/Switc- h2	logical trigger input true (output is from 1st input port)	21	1 [19]
57	Conditi- on	FiniteStateMachine/Se- n/Actions/Transition/Logi- cal Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
58	Conditi- on	FiniteStateMachine/Se- n/Actions/Transition/Logi- cal Operator12	Logic: input port 1 <b>false</b>	21	1 [19]
59	Conditi- on	FiniteStateMachine/Se- n/Actions/Transition/Logi- cal Operator12	Logic: input port 2 <b>true</b>	21	1 [19]
60	Conditi- on	FiniteStateMachine/Se- n/Actions/Transition/Logi- cal Operator12	Logic: input port 2 <b>false</b>	21	1 [19]
61	Conditi- on	FiniteStateMachine/Se- n/Actions/Nominal/Logical Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
62	Conditi- on	FiniteStateMachine/Se- n/Actions/Nominal/Logical Operator12	Logic: input port 1 <b>false</b>	21	1 [19]
63	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator2	Logic: input port 1 <b>true</b>	29	2 [22]
64	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator2	Logic: input port 1 false	21	1 [19]
65	Decisi- on	FiniteStateMachine/Se- n/Actions/Transition/Swit- ch1	logical trigger input false (output is from 3rd input port)	21	1 [19]
66	Decisi- on	FiniteStateMachine/Se- n/Actions/Transition/Swit- ch1	logical trigger input true (output is from 1st input port)	21	1 [19]

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
67	Decisi- on	FiniteStateMachine/Se- n/Actions/Nominal/Switc- h1	logical trigger input false (output is from 3rd input port)	21	1 [19]
68	Decisi- on	FiniteStateMachine/Se- n/Actions/Nominal/Switc- h1	logical trigger input true (output is from 1st input port)	21	1 [19]
69	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator3	Logic: input port 1 <b>true</b>	21	1 [19]
70	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator3	Logic: input port 1 <b>false</b>	21	1 [19]
71	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator12	Logic: input port 1 <b>true</b>	21	1 [19]
72	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator12	Logic: input port 1 <b>false</b>	29	2 [22]
73	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator12	Logic: input port 2 <b>true</b>	29	2 [22]
74	Conditi- on	FiniteStateMachine/Se- n/Actions/Fault/Logical Operator12	Logic: input port 2 <b>false</b>	35	3 [22]
75	Decisi- on	FiniteStateMachine/Se- n/Actions/Fault/Switch1	logical trigger input false (output is from 3rd input port)	35	3 [22]
76	Decisi- on	FiniteStateMachine/Se- n/Actions/Fault/Switch1	logical trigger input true (output is from 1st input port)	21	1 [19]
77	Conditi- on	FiniteStateMachine/Se- n/Output/Relational Oper- ator5	RelationalOperator: inpu- t1 == input2 <b>true</b>	21	1 [19]
78	Conditi- on	FiniteStateMachine/Se- n/Output/Relational Oper- ator5	RelationalOperator: inpu- t1 == input2 <b>false</b>	21	1 [19]
79	Decisi- on	FiniteStateMachine/Se- n/Output/Switch2	logical trigger input false (output is from 3rd input port)	21	1 [19]
80	Decisi- on	FiniteStateMachine/Se- n/Output/Switch2	logical trigger input true (output is from 1st input port)	21	1 [19]

# **Objectives Unsatisfiable**

Simulink Design Verifier found that there does not exist any test case exercising these test objectives. This often indicates the presence of dead logic in the model. Other possible reasons can be inactive blocks in the model due to parameter configuration or test constraints such as given using Test Condition blocks.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
8	Decisi- on	FiniteStateMachine/Manager/Actions/If	input 4 "elseif" condition false	29	n/a
20	Conditi- on	FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator1	Logic: input port 2 <b>false</b>	33	n/a
36	Conditi- on	FiniteStateMachine/Mana- ger/Actions/Maneuver/Lo- gical Operator12	Logic: input port 2 <b>false</b>	33	n/a
48	Decisi- on	FiniteStateMachine/Manager/Output/If	input 4 "elseif" condition false	29	n/a
54	Decisi- on	FiniteStateMachine/Se- n/Actions/If	input 3 "elseif" condition false	29	n/a

# **Chapter 4. Model Items**

#### **Table of Contents**

FiniteStateMachine/Manager/Actions/If	. 9
FiniteStateMachine/Manager/Actions/Transition/Switch2	10
FiniteStateMachine/Manager/Actions/Nominal/Switch2	10
FiniteStateMachine/Manager/Actions/Transition/Logical Operator12	10
FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator1	11
FiniteStateMachine/Manager/Actions/Nominal/Logical Operator12	11
FiniteStateMachine/Manager/Actions/Transition/Switch1	11
FiniteStateMachine/Manager/Actions/Standby/Switch2	12
FiniteStateMachine/Manager/Actions/Maneuver/Switch2	12
FiniteStateMachine/Manager/Actions/Nominal/Switch1	12
FiniteStateMachine/Manager/Actions/Standby/Logical Operator12	12
FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator12	13
FiniteStateMachine/Manager/Actions/Standby/Switch1	13
FiniteStateMachine/Manager/Actions/Maneuver/Switch1	13
FiniteStateMachine/Manager/Output/If	14
FiniteStateMachine/Sen/Actions/If	14
FiniteStateMachine/Sen/Actions/Nominal/Switch2	15
FiniteStateMachine/Sen/Actions/Transition/Logical Operator12	15
FiniteStateMachine/Sen/Actions/Nominal/Logical Operator12	15
FiniteStateMachine/Sen/Actions/Fault/Logical Operator2	15
FiniteStateMachine/Sen/Actions/Transition/Switch1	16
FiniteStateMachine/Sen/Actions/Nominal/Switch1	16
FiniteStateMachine/Sen/Actions/Fault/Logical Operator3	16
FiniteStateMachine/Sen/Actions/Fault/Logical Operator12	17
FiniteStateMachine/Sen/Actions/Fault/Switch1	17
FiniteStateMachine/Sen/Output/Relational Operator5	17
FiniteStateMachine/Sen/Output/Switch2	17

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

### FiniteStateMachine/Manager/Actions/If

#:	Type	Description	Status	Test Case
1	Decision	input 1 "if" condition true	Satisfi- ed	1 [19]
2	Decision	input 1 "if" condition false	Satisfi- ed	1 [19]
3	Decision	input 2 "elseif" conditi- on true	Satisfi- ed	1 [19]
4	Decision	input 2 "elseif" condition false	Satisfi- ed	1 [19]

#:	Туре	Description	Status	Test Case
5	Decision	input 3 "elseif" condition true	Satisfi- ed	1 [19]
6	Decision	input 3 "elseif" condition false	Satisfi- ed	1 [19]
7	Decision	input 4 "elseif" condition true	Satisfi- ed	1 [19]
8	Decision	input 4 "elseif" condition false	Unsati- sfiable	n/a

### FiniteStateMachine/Manager/Actions/Transition/Switch2

#:	Туре	<b>Description</b> St	status	Test Case
9	Decision	logical trigger input false (output is from 3rd input port)		1 [19]
10	Decision	logical trigger input true (output is from 1st input port)		1 [19]

# FiniteStateMachine/Manager/Actions/Nominal/Switch2

#:	Туре	<b>Description</b> Stat		Test Case
11	Decision	logical trigger input false (output is from 3rd input port)	sfi-	1 [19]
12	Decision	logical trigger input true (output is from 1st ed input port)	sfi-	1 [19]

# FiniteStateMachine/Manager/Actions/Transition/Logical Operator12

#:	Туре	Description	Status	Test Case
13	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
14	Condition	Logic: input port 1 false	Satisfi- ed	1 [19]

#:	Type	Description	Status	Test Case
15	Condition	Logic: input port 2 true	Satisfi- ed	1 [19]
16	Condition	Logic: input port 2 false	Satisfi- ed	5 [23]

### FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator1

#:	Туре	Description	Status	Test Case
17	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
18	Condition		Satisfi- ed	1 [19]
19	Condition	Logic: input port 2 true	Satisfi- ed	1 [19]
20	Condition		Unsati- sfiable	n/a

# FiniteStateMachine/Manager/Actions/Nominal/Logical Operator12

#:	Туре	Description	Status	Test Case
21	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
22	Condition	Logic: input port 1 false	Satisfi- ed	4 [23]

# FiniteStateMachine/Manager/Actions/Transition/Switch1

#:	Туре	Description	Status	Test Case
23	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [19]
24	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

# FiniteStateMachine/Manager/Actions/Stand-by/Switch2

#:	Туре	Description	Status	Test Case
25	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [19]
26	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

### FiniteStateMachine/Manager/Actions/Maneuver/Switch2

#:	Type	Description	Status	Test Case
27	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [19]
28	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

# FiniteStateMachine/Manager/Actions/Nominal/Switch1

#:	Туре	<b>Description</b> Stat		Test Case
29	Decision	logical trigger input fa- lse (output is from 3rd input port)	sfi-	1 [19]
30	Decision	logical trigger input true (output is from 1st input port)	sfi-	4 [23]

# FiniteStateMachine/Manager/Actions/Stand-by/Logical Operator12

#:	Type	Description	Status	Test Case
31	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]

#:	Туре	Description	Status	Test Case
32	Condition	Logic: input port 1 false	Satisfi- ed	1 [19]

### FiniteStateMachine/Manager/Actions/Maneuver/Logical Operator12

#:	Туре	Description	Status	Test Case
33	Condition	Logic: input port 1 true S	Satisfi- ed	1 [19]
34	Condition	0 1 1	Satisfi- ed	1 [19]
35	Condition	Logic: input port 2 true S	Satisfi- ed	1 [19]
36	Condition		Jnsati- sfiable	n/a

# FiniteStateMachine/Manager/Actions/Stand-by/Switch1

#:	Туре	<b>Description</b> Sta	tatus	Test Case
37	Decision	logical trigger input false (output is from 3rd ed input port)		1 [19]
38	Decision	logical trigger input true (output is from 1st ed input port)		1 [19]

### FiniteStateMachine/Manager/Actions/Maneuver/Switch1

#:	Туре	Description	Status	Test Case
39	Decision	logical trigger input fa- lse (output is from 3rd input port)	Satisfi- ed	1 [19]
40	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

# FiniteStateMachine/Manager/Output/If

#:	Туре	Description	Status	Test Case
41	Decision	input 1 "if" condition true	Satisfi- ed	1 [19]
42	Decision	input 1 "if" condition false	Satisfi- ed	1 [19]
43	Decision	input 2 "elseif" condition true	Satisfi- ed	1 [19]
44	Decision	input 2 "elseif" conditi- on false	Satisfi- ed	1 [19]
45	Decision	input 3 "elseif" conditi- on true	Satisfi- ed	1 [19]
46	Decision	input 3 "elseif" condition false	Satisfi- ed	1 [19]
47	Decision	input 4 "elseif" condition true	Satisfi- ed	1 [19]
48	Decision	input 4 "elseif" condition false	Unsati- sfiable	n/a

### FiniteStateMachine/Sen/Actions/If

#:	Туре	Description	Status	Test Case
49	Decision	input 1 "if" condition true	Satisfi- ed	1 [19]
50	Decision	input 1 "if" condition false	Satisfi- ed	1 [19]
51	Decision	input 2 "elseif" condition true	Satisfi- ed	1 [19]
52	Decision	input 2 "elseif" condition false	Satisfi- ed	1 [19]
53	Decision	input 3 "elseif" condition true	Satisfi- ed	1 [19]
54	Decision	input 3 "elseif" condition false	Unsati- sfiable	n/a

# FiniteStateMachine/Sen/Actions/Nomina-I/Switch2

#:	Туре	Description	Status	Test Case
55	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [19]
56	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

### FiniteStateMachine/Sen/Actions/Transition/Logical Operator12

#:	Туре	Description	Status	Test Case
57	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
58	Condition	0 1 1	Satisfi- ed	1 [19]
59	Condition	Logic: input port 2 true	Satisfi- ed	1 [19]
60	Condition	9 1 1	Satisfi- ed	1 [19]

### FiniteStateMachine/Sen/Actions/Nominal/Logical Operator12

#:	Туре	Description	Status	Test Case
61	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
62	Condition	Logic: input port 1 false	Satisfi- ed	1 [19]

### FiniteStateMachine/Sen/Actions/Fault/Logical Operator2

#:	Type	<b>Description</b> Status	Test Case
63	Condition	Logic: input port 1 true Satisfied	2 [22]

#:	Туре	Description	Status	Test Case
64	Condition	Logic: input port 1 false	Satisfi- ed	1 [19]

### FiniteStateMachine/Sen/Actions/Transition/Switch1

#:	Type	<b>Description</b> Sta		Test Case
65	Decision	logical trigger input false (output is from 3rd input port)		1 [19]
66	Decision	logical trigger input tr- ue (output is from 1st input port)	tisfi-	1 [19]

### FiniteStateMachine/Sen/Actions/Nominal/Switch1

#:	Туре	Description	Status	Test Case
67	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [19]
68	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

# FiniteStateMachine/Sen/Actions/Fault/Logical Operator3

#:	Туре	<b>Description</b> Status	Test Case
69	Condition	Logic: input port 1 true Satisfied	1 [19]
70	Condition	Logic: input port 1 fal- se ed	1 [19]

# FiniteStateMachine/Sen/Actions/Fault/Logical Operator12

#:	Туре	Description	Status	Test Case
71	Condition	Logic: input port 1 true	Satisfi- ed	1 [19]
72	Condition		Satisfi- ed	2 [22]
73	Condition	Logic: input port 2 true	Satisfi- ed	2 [22]
74	Condition		Satisfi- ed	3 [22]

# FiniteStateMachine/Sen/Actions/Fault/Switc-h1

#:	Туре	Description	Status	Test Case
75	Decision	logical trigger input fa- lse (output is from 3rd input port)		3 [22]
76	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [19]

# FiniteStateMachine/Sen/Output/Relational Operator5

1	#:	Туре	Description	Status	Test Case
-	77		RelationalOperator: in- put1 == input2 true	Satisfi- ed	1 [19]
,	78		RelationalOperator: in- put1 == input2 false	Satisfi- ed	1 [19]

### FiniteStateMachine/Sen/Output/Switch2

#:	Туре	<b>Description</b> Sta		Test Case
79	Decision	logical trigger input false (output is from 3rd input port)	tisfi-	1 [19]

#### Model Items

#:	Туре	<b>Description</b> S	Status	Test Case
80	Decision	logical trigger input true (output is from 1st input port)	Satisfi- ed	1 [19]

# **Chapter 5. Test Cases**

#### **Table of Contents**

Test	Case 1	19
Test	Case 2	22
	Case 3	
	Case 4	
	Case 5	

This section contains detailed information about each generated test case.

#### **Test Case 1**

#### Summary.

Length: 3 seconds (16 sample periods)

Objectives Satisfied: 67

#### Objectives.

		11-	
		Model Item	Objectives
ep	me		
1	0	FiniteStateMachine/Manager/Output/If	input 2 "elseif" condition false
		FiniteStateMachine/Manager/Output/If	input 3 "elseif" condition false
		FiniteStateMachine/Manager/Output/If	input 1 "if" condition false
		FiniteStateMachine/Sen/Actions/If	input 1 "if" condition true
		FiniteStateMachine/Manager/Output/If	input 4 "elseif" condition true
		FiniteStateMachine/Sen/Actions/Nomi-	logical trigger input true (output is fr-
		nal/Switch2	om 1st input port)
		FiniteStateMachine/Manager/Actions/If	
		FiniteStateMachine/Manager/Action-	logical trigger input true (output is fr-
		s/Transition/Switch2	om 1st input port)
		FiniteStateMachine/Sen/Output/Relati-	RelationalOperator: input1 == input2
		onal Operator5	true
		FiniteStateMachine/Sen/Output/Switc-	logical trigger input true (output is fr-
		h2	om 1st input port)
2	0.2	FiniteStateMachine/Manager/Actions/If	
		FiniteStateMachine/Manager/Actions/If	
		FiniteStateMachine/Manager/Action-	logical trigger input true (output is fr-
		s/Standby/Switch2	om 1st input port)
		FiniteStateMachine/Manager/Actions/If	
		FiniteStateMachine/Sen/Actions/If	input 1 "if" condition false
		FiniteStateMachine/Sen/Actions/If	input 2 "elseif" condition false
		FiniteStateMachine/Manager/Output/If	input 3 "elseif" condition true
		FiniteStateMachine/Sen/Actions/Faul-	Logic: input port 1 true
		t/Logical Operator3	input 3 "elseif" condition true
		FiniteStateMachine/Sen/Actions/If	Logic: input port 1 true
		FiniteStateMachine/Sen/Actions/Faul-	Logic: input port 1 false
		t/Logical Operator12	input 1 "if" condition false

St- ep	Ti- me	Model Item	Objectives
		FiniteStateMachine/Sen/Actions/Faul-t/Logical Operator2 FiniteStateMachine/Manager/Actions/If FiniteStateMachine/Sen/Actions/Faul-t/Switch1 FiniteStateMachine/Sen/Output/Relational Operator5 FiniteStateMachine/Sen/Output/Switch2	logical trigger input true (output is from 1st input port) RelationalOperator: input1 == input2 false logical trigger input false (output is from 3rd input port)
3	0.4	FiniteStateMachine/Manager/Action-s/Maneuver/Logical Operator1 FiniteStateMachine/Manager/Action-s/Maneuver/Logical Operator1 FiniteStateMachine/Manager/Actions/If FiniteStateMachine/Manager/Action-s/Maneuver/Switch2 FiniteStateMachine/Sen/Actions/If FiniteStateMachine/Sen/Actions/Transition/Logical Operator12 FiniteStateMachine/Sen/Actions/Transition/Switch1	Logic: input port 1 true Logic: input port 2 true input 3 "elseif" condition true logical trigger input true (output is from 1st input port) input 2 "elseif" condition true Logic: input port 1 false logical trigger input false (output is from 3rd input port)
4	0.6	FiniteStateMachine/Manager/Action-s/Standby/Switch2 FiniteStateMachine/Manager/Action-s/Standby/Switch1 FiniteStateMachine/Manager/Output/If FiniteStateMachine/Manager/Action-s/Standby/Logical Operator12 FiniteStateMachine/Sen/Actions/Transition/Logical Operator12 FiniteStateMachine/Sen/Actions/Transition/Logical Operator12	logical trigger input false (output is from 3rd input port) logical trigger input true (output is from 1st input port) input 1 "if" condition true Logic: input port 1 false Logic: input port 1 true Logic: input port 2 false
5	0.8	FiniteStateMachine/Manager/Action- s/Transition/Switch1 FiniteStateMachine/Manager/Action- s/Transition/Logical Operator12 FiniteStateMachine/Manager/Action- s/Transition/Switch2	logical trigger input false (output is from 3rd input port) Logic: input port 1 false logical trigger input false (output is from 3rd input port)
6	1	FiniteStateMachine/Manager/Action-s/Transition/Logical Operator12 FiniteStateMachine/Manager/Action-s/Transition/Logical Operator12 FiniteStateMachine/Manager/Action-s/Transition/Switch1 FiniteStateMachine/Manager/Output/If FiniteStateMachine/Sen/Actions/Transition/Logical Operator12 FiniteStateMachine/Sen/Actions/Transition/Switch1	Logic: input port 2 true Logic: input port 1 true logical trigger input true (output is from 1st input port) input 2 "elseif" condition true Logic: input port 2 true logical trigger input true (output is from 1st input port)

St-		Model Item	Objectives
ep	me		
7	1.2	FiniteStateMachine/Manager/Action-s/Nominal/Logical Operator12 FiniteStateMachine/Manager/Actions/If FiniteStateMachine/Manager/Action-s/Nominal/Switch1 FiniteStateMachine/Manager/Action-s/Nominal/Switch2 FiniteStateMachine/Sen/Actions/Nominal/Switch2 FiniteStateMachine/Sen/Actions/Nominal/Switch2 FiniteStateMachine/Sen/Actions/Nominal/Logical Operator12 FiniteStateMachine/Sen/Actions/Nominal/Switch1	Logic: input port 1 true input 2 "elseif" condition true logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) Logic: input port 1 true logical trigger input false (output is from 3rd input port) are logical trigger input false (output is from 3rd input port)
8	1.4	FiniteStateMachine/Manager/Action- s/Nominal/Switch2 FiniteStateMachine/Sen/Actions/Nomi- nal/Switch1 FiniteStateMachine/Sen/Actions/Nomi- nal/Logical Operator12	logical trigger input true (output is from 1st input port) logical trigger input true (output is from 1st input port) Logic: input port 1 false
9	1.6	FiniteStateMachine/Manager/Action- s/Standby/Logical Operator12 FiniteStateMachine/Manager/Action- s/Standby/Switch1	Logic: input port 1 true logical trigger input false (output is from 3rd input port)
12	2.2	FiniteStateMachine/Manager/Action- s/Maneuver/Logical Operator1 FiniteStateMachine/Manager/Action- s/Maneuver/Switch2 FiniteStateMachine/Manager/Action- s/Maneuver/Switch1 FiniteStateMachine/Manager/Action- s/Maneuver/Logical Operator12	Logic: input port 1 false logical trigger input false (output is fr- om 3rd input port) logical trigger input false (output is fr- om 3rd input port) Logic: input port 1 false
13	2.4	FiniteStateMachine/Manager/Action- s/Maneuver/Logical Operator12 FiniteStateMachine/Manager/Action- s/Maneuver/Logical Operator12 FiniteStateMachine/Manager/Action- s/Maneuver/Switch1	Logic: input port 2 true Logic: input port 1 true logical trigger input true (output is from 1st input port)
16	3	FiniteStateMachine/Sen/Actions/Faul-t/Logical Operator3	Logic: input port 1 false

#### Generated Input Data.

Time	0-0.4	0.6-0.8	1-1.2	1.4-1.8	2	2.2	2.4-2.6	2.8	3
Step	1-3	4-5	6-7	8-10	11	12	13-14	15	16
stand- by	5.9566	0	0	-1	-3.321	0	0	-3.4756	0
apfail	1.9184	0	0	0	5.9365	0	0	2.6094	-1

Time	0-0.4	0.6-0.8	1-1.2	1.4-1.8	2	2.2	2.4-2.6	2.8	3
Step	1-3	4-5	<b>6-</b> 7	8-10	11	12	13-14	15	16
suppor- ted	-5.4067	0	-1	0	-6.4012	0	-1	1.6229	0
limits	9.8142	0	0	0	2.414	0	0	-4.7853	0

#### **Test Case 2**

#### Summary.

Length: 0.2 second (2 sample periods)

Objectives Satisfied: 3

#### Objectives.

St- ep	Ti- me	Model Item	Objectives
2	0.2	FiniteStateMachine/Sen/Actions/Faul- t/Logical Operator12 FiniteStateMachine/Sen/Actions/Faul- t/Logical Operator2 FiniteStateMachine/Sen/Actions/Faul- t/Logical Operator12	Logic: input port 1 false Logic: input port 1 true Logic: input port 2 true

#### **Generated Input Data.**

Time	0	0.2	
Step	1	2	
standby	1	0	
apfail	0	0	
supported	0	-1	
limits	1	0	

### **Test Case 3**

#### Summary.

Length: 0.2 second (2 sample periods)

Objectives Satisfied: 2

#### Objectives.

	Ti- me		Objectives
2		FiniteStateMachine/Sen/Actions/Faul-t/Logical Operator12	Logic: input port 2 false

St-	Ti-	Model Item	Objectives
ep	me		
			logical trigger input false (output is from 3rd input port)

#### **Generated Input Data.**

Time	0	0.2
Step	1	2
standby	1	0
apfail	0	0
supported	0	-1
limits	1	1

#### **Test Case 4**

#### Summary.

Length: 0.2 second (2 sample periods)

Objectives Satisfied: 2

#### Objectives.

St- ep	Ti- me	Model Item	Objectives
2			Logic: input port 1 false logical trigger input true (output is from 1st input port)

#### **Generated Input Data.**

Time	0	0.2
Step	1	2
standby	0	0
apfail	0	-
supported	1	0
limits	1	-

#### **Test Case 5**

#### Summary.

Length: 0.2 second (2 sample periods)

Objectives Satisfied: 1

#### Objectives.

St- ep	Ti- me		Objectives
2		FiniteStateMachine/Manager/Action- s/Transition/Logical Operator12	Logic: input port 2 false

#### **Generated Input Data.**

Time	0	0.2
Step	1	2
standby	0	0
apfail	0	-
supported	0	-1
limits	1	-