Simulink Design Verifier Report tustinintegrator YUZEHONG

Simulink Design Verifier Report: tustinintegrator **YUZEHONG**

Publication date 28-Aug-2021 14:03:04

Table of Contents

1.	Summary	1
2.	Analysis Information	2
	Model Information	2
	Analysis Options	2
3.	Test Objectives Status	3
	Objectives Satisfied	3
4.	Model Items	
	Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator	5
	Tustin Integrator (Limited, Resettable, States)/bounds/Switch1	5
	Tustin Integrator (Limited, Resettable, States)/Switch	6
	Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2	6
	Tustin Integrator (Limited, Resettable, States)/bounds/Switch2	6
	Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch	6
5.	Test Cases	
	Test Case 1	8

Chapter 1. Summary

Analysis Information.

Model:	tustinintegrator
Mode:	Test generation

Model Representation: Built on 28-Aug-2021 14:02:51

Test generation target: Model

Status: Completed normally

PreProcessing Time: 10s Analysis Time: 4s

Objectives Status.

Number of Objectives:	12
Objectives Satisfied:	12

Chapter 2. Analysis Information

Table of Contents

Model Information	2
Analysis Options	2

Model Information

File: tustinintegrator

Version: 1.56

Time Stamp: Thu Jun 07 01:30:15 2018

Author: elliocm

Analysis Options

Mode: TestGeneration
Rebuild Model Representation: IfChangeIsDetected

Test generation target: Model
Test Suite Optimization: Auto

Maximum Testcase Steps: 500time steps
Test Conditions: UseLocalSettings
Test Objectives: UseLocalSettings
Model Coverage Objectives: ConditionDecision

Include Relational Boundary Objectiv- off

es:

Maximum Analysis Time: 5000s
Block Replacement: off
Parameters Analysis: off
Include expected output values: off
Randomize data that do not affect the

outcome:

Additional analysis to reduce instanc- on

es of rational approximation:

Save Data: on Save Harness: off Save Report: off

Chapter 3. Test Objectives Status

Table of Contents

Oh:	octivec	Catiofied		2
UIJ	ecuves	Sausneu	***************************************	3

Objectives Satisfied

Simulink Design Verifier found test cases that exercise these test objectives.

#	Туре	Model Item	Description	Analysis Time (sec)	Test Ca- se
1	Conditi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Relational Operator	RelationalOperator: inpu- t1 < input2 true	3	1 [8]
2	Conditi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Relational Operator	RelationalOperator: inpu- t1 < input2 false	3	1 [8]
3	Decisi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Switch1	logical trigger input false (output is from 3rd input port)	3	1 [8]
4	Decisi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Switch1	logical trigger input true (output is from 1st input port)	3	1 [8]
5	Decisi- on	Tustin Integrator (Limited, Resettable, States)/Switch	logical trigger input false (output is from 3rd input port)	3	1 [8]
6	Decisi- on	Tustin Integrator (Limited, Resettable, States)/Switch	logical trigger input true (output is from 1st input port)	3	1 [8]
7	Decisi- on	Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2	logical trigger input false (output is from 3rd input port)	3	1 [8]
8	Decisi- on	Tustin Integrator (Limited, Resettable, States)/Saturat- ion Dynamic/Switch2	logical trigger input true (output is from 1st input port)	3	1 [8]
9	Decisi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Switch2	logical trigger input false (output is from 3rd input port)	3	1 [8]
10	Decisi- on	Tustin Integrator (Limited, Resettable, States)/bound- s/Switch2	logical trigger input true (output is from 1st input port)	3	1 [8]
11	Decisi- on	Tustin Integrator (Limited, Resettable, States)/Saturat- ion Dynamic/Switch	logical trigger input false (output is from 3rd input port)	3	1 [8]

Test Objectives Status

#	Туре	Model Item	Description	Analys- is Time (sec)	Test Ca- se
12	on	Tustin Integrator (Limited, Resettable, States)/Saturat- ion Dynamic/Switch		3	1 [8]

Chapter 4. Model Items

Table of Contents

Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator	. 5
Tustin Integrator (Limited, Resettable, States)/bounds/Switch1	. 5
Tustin Integrator (Limited, Resettable, States)/Switch	. 6
Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2	. 6
Tustin Integrator (Limited, Resettable, States)/bounds/Switch2	. 6
Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch	. 6

This section presents, for each object in the model defining coverage objectives, the list of objectives and their individual status at the end of the analysis. It should match the coverage report obtained from running the generated test suite on the model, either from the harness model or by using the sldvruntest command.

Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator

#:	Туре	Description Status	Test Case
1	Condition	RelationalOperator: in- put1 < input2 true ed	1 [8]
2	Condition	RelationalOperator: in- put1 < input2 false ed	1 [8]

Tustin Integrator (Limited, Resettable, States)/bounds/Switch1

#:	Type	Description S	Status	Test Case
3	Decision	logical trigger input false (output is from 3rd input port)		1 [8]
4	Decision	logical trigger input true (output is from 1st input port)	Satisfi- ed	1 [8]

Tustin Integrator (Limited, Resettable, States)/Switch

#:	Type	Description	Status	Test Case
5	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [8]
6	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [8]

Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2

#:	Туре	Description	Status	Test Case
7	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [8]
8	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [8]

Tustin Integrator (Limited, Resettable, States)/bounds/Switch2

#:	Туре	Description	Status	Test Case
9	Decision	logical trigger input fa- lse (output is from 3rd input port)		1 [8]
10	Decision	logical trigger input tr- ue (output is from 1st input port)	Satisfi- ed	1 [8]

Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch

#:	Туре	Description State	tus	Test Case
11	Decision	logical trigger input fa- lse (output is from 3rd input port)	sfi-	1 [8]

Model Items

#:	Туре	Description State	Test Case
12	Decision	logical trigger input true (output is from 1st input port)	fi- 1 [8]

Chapter 5. Test Cases

Table of Contents

This section contains detailed information about each generated test case.

Test Case 1

Summary.

Length: 0.4 second (5 sample periods)

Objectives Satisfied: 12

Objectives.

St- ep	Ti- me	Model Item	Objectives
1	0	Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator Tustin Integrator (Limited, Resettable, States)/bounds/Switch1 Tustin Integrator (Limited, Resettable, States)/Switch Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2	RelationalOperator: input1 < input2 true logical trigger input true (output is from 1st input port) logical trigger input true (output is from 1st input port) logical trigger input true (output is from 1st input port)
2	0.1	Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch2 Tustin Integrator (Limited, Resettable, States)/bounds/Switch2 Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch	logical trigger input false (output is from 3rd input port) logical trigger input true (output is from 1st input port) logical trigger input false (output is from 3rd input port)
3	0.2	Tustin Integrator (Limited, Resettable, States)/Saturation Dynamic/Switch	logical trigger input true (output is from 1st input port)
4	0.3	Tustin Integrator (Limited, Resettable, States)/Switch	logical trigger input false (output is from 3rd input port)
5	0.4	Tustin Integrator (Limited, Resettable, States)/bounds/Switch1 Tustin Integrator (Limited, Resettable, States)/bounds/Switch2 Tustin Integrator (Limited, Resettable, States)/bounds/Relational Operator	logical trigger input false (output is from 3rd input port) logical trigger input false (output is from 3rd input port) RelationalOperator: input1 < input2 false

Generated Input Data.

Time	0	0.1	0.2	0.3	0.4
Step	1	2	3	4	5
xin	5.9566	0	0	0	0

Time	0	0.1	0.2	0.3	0.4	
Step	1	2	3	4	5	
reset	1.9184	1	1	0	0	
T	-5.4067	0	0	0	0	
ic	9.8142	0	0	0	0	
TL	-3.321	-1	1	-1	0	
BL	5.9365	0	2	0	0	