**Design of Digital Systems Laboratory**

**Assignment Lab 1**

Brian Ryner


By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables, or graphs, or using previous student assignments as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

| Your Signature: | Brian Ryner |
| --- | --- |


**Synopsis**

Lab1 maps input switches to output LEDs using 4 different design techniques. This gives a demonstrable view of how the same design can be implemented using different methods whether it be behavioral, dataflow, or LUT primitives. Using a top level comparator, the input switches are tied to the input of each different design technique and if they all match, should result in a positive LED output.

Initially, we are tasked with finding the correct values for the init table corresponding to the LUT implementation. Renaming the inputs and designing for a 2 bit, 2 input lux, where z\_out is X = Y, gives the following result.




**Waveform**

****

Demonstrated in the waveform diagram above, we see the clock cycle being every 10 nS. Our Sim is such that the input values for each of the 4 bits change at a different rate with the lowest bit value changing every 100 nS and the highest bit value changing every 800mS. This gives a total cycle time of 1600nS.

On the Z bus, we see that z is high when both x0 and y0 are the same AND x1 and y1 are the same. This gives us the correct output for a 2 input, 2 bit comparator.

**Implementation**

****

**Video Demonstration**

[Lab1](https://youtu.be/sdZXzR__dlk)

**Filenames**

design.vhd = design

sim.vhd= simulation


blackboard\_revD.xdc = **blackboard** constraint file

Nexys-4-DDR-Master.xdc = **Nexys** constraint file

lab1\_report.docx

(running as a remote student on a different xilinx board so a different constraint file is necessary for my implementations. I will be providing that as well as the compatible Nexys constraint file if verification is necessary on your end.)

**Findings and Observations**

A couple typos in my code had thrown off my implemented design for a few days. Finally after reviewing the Simulated results, I was able to make sense of it and see which bit on the Z bus was not generating the correct response. This made it easier to review the HDL code and make the necessary alterations. Below are snippets from said runs. The first screenshot shows Z0 going high 4 times over the 1600nS cycle, however the 2 middle bits are incorrect. This lead me to reviewing the LUT code and switching the two inputs on that LUT to correct it.****