

1




2

3

4



A

A





B

B



C

C



shield 케이블 사용

D

D




Title		
Size	Number	Revision
A4		
Date:	2019-06-18	Sheet of
File:	C:\Users\...\FPGA_BD.SchDoc	Drawn By:

1

2

3

4



Title		
Size	Number	Revision
A4		
Date:	2019-06-18	Sheet of
File:	C:\Users\...\FPGA_BD2.SchDoc	Drawn By:

Bill of Materials

<Parameter Title not found>

Source Data From: FPGA_BD.PrjPcb
 Project: FPGA_BD.PrjPcb
 Variant: None

Creation Date: 2019-06-18 오후 8:14:29
 Print Date: 18-Jun-19 8:14:46 PM

Footprint	Comment	LibRef	Designator	Description	Quantity
CAPR5-4X5	Cap2	Cap2	C1, C2, C9	Capacitor	3
RAD-0.3	Cap	Cap	C3, C4, C5, C6, C7, C8	Capacitor	6
0402-A	beed	Inductor	L1	Inductor	1
HDR2X6	Header 6X2	Header 6X2	P1, P2, P3, P4	Header, 6-Pin, Dual row	4
HDR1X2	Header 2	Header 2	P5, P6	Header, 2-Pin	2
HDR1X6	Header 6	Header 6	P7, P8	Header, 6-Pin	2
HDR1X5	Header 5	Header 5	P9	Header, 5-Pin	1
AXIAL-0.3	Res1	Res1	R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19	Resistor	19
*SOT230P70 0X180-4N	LM1117MPX-3.3	LM1117MPX-3.3	U1	4 pin 800mA Low-Dropout Linear Regulator 2000 per reel	1
*SOP65P780 X200-24N	SN74LVC4245A DBR	SN74LVC4245A DBR	U2, U3	Octal Bus Transceiver And 3.3-V To 5-V Shifter With 3-State Outputs 24-SSOP -40 to 85	2
*SOIC127P6 00X175-8N	ISO1540D	ISO1540D	U4	2.5 kVrms Isolated Bidirectional Clock, Bidirectional I2C Isolators 8-SOIC -40 to 125	1
					42

Approved	Notes