

Specification Preliminary

Version: V0.17

Document No.: ILI9340DS_V017.pdf

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St., Jhubei City, Hsinchu Country 302 Taiwan R.O.C. Tel.886-3-5600099; Fax.886-3-5670585 http://www.ilitek.com



Table of Contents

Sec	ction			Page								
1.	Introd	uction		7								
2.	Featu	res		7								
3.	Block	Diagram	1	9								
4.	Pin Descriptions											
5.	Pad Arrangement and Coordination											
6.	Block	Function	n Description	25								
7.	Functi	on Desc	ription	27								
	7.1.	MCU	interfaces	27								
		7.1.1.	MCU interface selection	27								
		7.1.2.	8080- I Series Parallel Interface	28								
		7.1.3.	Write Cycle Sequence	29								
		7.1.4.	Read Cycle Sequence	30								
		7.1.5.	8080-	31								
		7.1.6.	Write Cycle Sequence	32								
		7.1.7.	Read Cycle Sequence	33								
		7.1.8.	Serial Interface	34								
		7.1.9.	Write Cycle Sequence	34								
		7.1.10.	Read Cycle Sequence	36								
		7.1.11.	Data Transfer Break and Recovery	40								
		7.1.12.	Data Transfer Pause	42								
		7.1.13.	Serial Interface Pause (3_wire)	43								
		7.1.14.	Parallel Interface Pause	43								
		7.1.15.	Data Transfer Mode	44								
		7.1.16.	Data Transfer Method 1	44								
		7.1.17.	Data Transfer Method 2	44								
	7.2.	RGB I	nterface	45								
		7.2.1.	RGB Interface Selection	45								
		7.2.2.	RGB Interface Timing	49								
	7.3.	VSYN	C Interface	51								
	7.4.	Color	Depth Conversion Look Up Table	54								
	7.5.	Displa	y Data RAM (DDRAM)	58								
	7.6.	Displa	y Data Format	59								
		7.6.1.	3-line Serial Interface	59								
		7.6.2.	4-line Serial Interface	62								
		7.6.3.	8-bit Parallel MCU Interface	65								
		7.6.4.	9-bit Parallel MCU Interface	67								
		7.6.5.	16-bit Parallel MCU Interface	70								



		7.6.6.	18-bit Parallel MCU Interface	76
		7.6.7.	6-bit Parallel RGB Interface	80
		7.6.8.	16-bit Parallel RGB Interface	82
		7.6.9.	18-bit Parallel RGB Interface	82
8.	Comn	nand		83
	8.1.	Comn	nand List	83
	8.2.	Descr	iption of Level 1 Command	89
		8.2.1.	NOP (00h)	89
		8.2.2.	Software Reset (01h)	90
		8.2.3.	Read display identification information (04h)	91
		8.2.4.	Read Display Status (09h)	92
		8.2.5.	Read Display Power Mode (0Ah)	94
		8.2.6.	Read Display MADCTL (0Bh)	95
		8.2.7.	Read Display Pixel Format (0Ch)	96
		8.2.8.	Read Display Image Format (0Dh)	97
		8.2.9.	Read Display Signal Mode (0Eh)	98
		8.2.10.	Read Display Self-Diagnostic Result (0Fh)	99
		8.2.11.	Enter Sleep Mode (10h)	100
		8.2.12.	Sleep Out (11h)	101
		8.2.13.	Partial Mode ON (12h)	103
		8.2.14.	Normal Display Mode ON (13h)	104
		8.2.15.	Display Inversion OFF (20h)	105
		8.2.16.	Display Inversion ON (21h)	106
		8.2.17.	Gamma Set (26h)	107
		8.2.18.	Display OFF (28h)	108
		8.2.19.	Display ON (29h)	109
		8.2.20.	Column Address Set (2Ah)	110
		8.2.21.	Page Address Set (2Bh)	112
		8.2.22.	Memory Write (2Ch)	114
		8.2.23.	Color Set (2Dh)	115
		8.2.24.	Memory Read (2Eh)	116
		8.2.25.	Partial Area (30h)	118
		8.2.26.	Vertical Scrolling Definition (33h)	120
		8.2.27.	Tearing Effect Line OFF (34h)	124
		8.2.28.	Tearing Effect Line ON (35h)	125
		8.2.29.	Memory Access Control (36h)	127
		8.2.30.	Vertical Scrolling Start Address (37h)	129
		8.2.31.	Idle Mode OFF (38h)	131
		8.2.32.	Idle Mode ON (39h)	132



	8.2.33.	COLMOD: Pixel Format Set (3Ah)	134
	8.2.34.	Write_Memory_Continue (3Ch)	135
	8.2.35.	Read_Memory_Continue (3Eh)	137
	8.2.36.	Set_Tear_Scanline (44h)	139
	8.2.37.	Get_Scanline (45h)	140
	8.2.38.	Write Display Brightness (51h)	141
	8.2.39.	Read Display Brightness (52h)	142
	8.2.40.	Write CTRL Display (53h)	143
	8.2.41.	Read CTRL Display (54h)	145
	8.2.42.	Write Content Adaptive Brightness Control (55h)	147
	8.2.43.	Read Content Adaptive Brightness Control (56h)	148
	8.2.44.	Write CABC Minimum Brightness (5Eh)	149
	8.2.45.	Read CABC Minimum Brightness (5Fh)	150
	8.2.46.	Read ID1 (DAh)	151
	8.2.47.	Read ID2 (DBh)	152
	8.2.48.	Read ID3 (DCh)	153
8.3.	Descr	iption of Level 2 Command	154
	8.3.1.	RGB Interface Signal Control (B0h)	154
	8.3.2.	Frame Rate Control (In Normal Mode/Full Colors) (B1h)	155
	8.3.3.	Frame Rate Control (In Idle Mode/8 colors) (B2h)	157
	8.3.4.	Frame Rate control (In Partial Mode/Full Colors) (B3h)	159
	8.3.5.	Display Inversion Control (B4h)	161
	8.3.6.	Blanking Porch Control (B5h)	163
	8.3.7.	Display Function Control (B6h)	165
	8.3.8.	Entry Mode Set (B7h)	168
	8.3.9.	Backlight Control 1 (B8h)	168
	8.3.10.	Backlight Control 2 (B9h)	170
	8.3.11.	Backlight Control 3 (BAh)	172
	8.3.12.	Backlight Control 4 (BBh)	173
	8.3.13.	Backlight Control 5 (BCh)	175
	8.3.14.	Backlight Control 7 (BEh)	176
	8.3.15.	Backlight Control 8 (BFh)	177
	8.3.16.	Power Control 1 (C0h)	178
	8.3.17.	Power Control 2 (C1h)	180
	8.3.18.	Power Control 3 (For Normal Mode) (C2h)	181
	8.3.19.	Power Control 4 (For Idle Mode) (C3h)	182
	8.3.20.	Power Control 5 (For Partial Mode) (C4h)	183
	8.3.21.	VCOM Control 1(C5h)	184
	8.3.22.	VCOM Control 2(C7h)	186



8.3.23. NV Memory Write (D0h)	188
8.3.24. NV Memory Protection Key (D1h)	189
8.3.25. NV Memory Status Read (D2h)	190
8.3.26. Read ID4 (D3h)	191
8.3.27. Positive Gamma Correction (E0h)	192
8.3.28. Negative Gamma Correction (E1h)	193
8.3.29. Digital Gamma Control 1 (E2h)	194
8.3.30. Digital Gamma Control 2(E3h)	195
8.3.31. 3-Gamma Control (F2h)	196
8.3.32. Interface Control (F6h)	197
9. Display Data RAM	200
9.1. Configuration	200
9.2. Memory to Display Address Mapping	201
9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF	201
9.2.2. Vertical Scroll Mode	202
9.2.3. Vertical Scroll Example	203
9.2.4. Case1: TFA+VSA+BFA < 320	203
9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)	203
9.3. MCU to memory write/read direction	205
10. Tearing Effect Output	207
10.1. Tearing Effect Line Modes	207
10.2. Tearing Effect Line Timings	208
11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module	209
11.1. Register loading Detection	209
11.2. Functionality Detection	210
12. Power ON/OFF Sequence	211
12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON	211
12.2. Case 2 – RESX line is held Low by Host at Power ON	212
12.3. Uncontrolled Power Off	213
13. Power Level Definition	214
13.1. Power Levels	214
13.2. Power Flow Chart	215
13.3. Power /Display On/Off and Sleep In/Out Sequence	216
13.3.1. Power /Display On/Off Sequence	216
13.3.2. Sleep In/Out Sequence	217
14. Gamma Curves Selection	218
14.1. Gamma Default Values (for NW type LC)	218
14.1.1. Grayscale Voltage Generation	219
14.2. Positive Gamma Correction	220



14.3. Negative Gamma Correction	221
14.4. Positive Gamma Correction	222
14.4.1. Gamma Curve 1 (GC0), applies the function y=x ^{2.2}	222
14.4.2. Gamma Curve 2 (GC1), applies the function y=x ^{1.8}	222
14.4.3. Gamma Curve 3 (GC2), applies the function y=x ^{2.5}	222
14.4.4. Gamma Curve 4 (GC3), applies the function y=x ^{1.0}	223
15. Reset	224
15.1. Registers	224
15.2. Output Pins, I/O Pins	225
15.3. Input Pins	225
15.4. Reset Timing	226
16. Application	227
16.1. Configuration of Power Supply Circuit	227
16.2. Voltage Generation	228
17. NV Memory Programming Flow	229
18. Electrical Characteristics	230
18.1. Absolute Maximum Ratings	230
18.2. DC Characteristics	231
18.2.1. General DC Characteristics	231
18.3. AC Characteristics	233
18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)	233
18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- $\scriptstyle\rm II$ system)	235
18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)	237
18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)	238
18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics	239
19 Revision History	240





1. Introduction

ILI9340 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320 dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

ILI9340 supports parallel 8-/9-/16-/18-bit data bus MCU interface, 8-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI). The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9340 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. ILI9340 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the ILI9340 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [240xRGB](H) x 320(V)
- Output:
 - > 720 source outputs
 - 320 gate outputs
 - Common electrode output (VCOM)
- a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
 - ➤ 8-bits, 9-bits, 16-bits, 18-bits interface with 8080- I /8080- II series MCU
 - > 6-bits, 16-bits, 18-bits RGB interface with graphic controller
 - > 3-line / 4-line serial interface
- Display mode:
 - > Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
 - > Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
 - Sleep mode
- On chip functions:
 - VCOM generator and adjustment
 - > Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
 - 4 preset Gamma curves with separate RGB Gamma correction
- Dynamic backlight control
- MTP (3 times):
 - > 8-bits for ID1, ID2, ID3
 - > 7-bits for VCOM adjustment
- Low -power consumption architecture






- Low operating power supplies:
 - VDDI = 1.65V ~ 3.3V (logic)
 - VCI = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - AVDD GND = 4.5V ~ 6.0V
 - VCL GND = -2.0V ~ -3.0V
 - VCI1 VCL ≤ 6.0V
 - > Gate driver output voltage
 - VGH GND = 10.0V ~ 20.0V
 - VGL GND = -5.0V ~ -15.0V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (AVDD 0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH VCOML ≤ 6.0V
- Operate temperature range: -40°C to 80°C
- ◆ a-Si TFT LCD storage capacitor : Cst on Common structure only





3. Block Diagram







4. Pin Descriptions

Power Supply Pins									
Pin Name	I/O	Туре	Descriptions						
VDDI	ı	Р	Low voltage power supply for interface logic circuits (1.65 ~ 3.3 V)						
VDDI_LED	ı		Power supply for LED driver interface. (1.65 ~ 3.3 V)						
			If LED driver is not used, fix this pin at VDDI.						
VCI	I	Analog Power	High voltage power supply for analog circuit blocks (2.5 ~ 3.3 V)						
			Regulated Low voltage level for interface circuits						
Vcore	I	Digital Power	Connect a capacitor for stabilization.						
			Don't apply any external power to this pad						
VSS3	I	I/O Ground	System ground level for I/O circuits.						
VSS	I	Digital Ground	System ground level for logic blocks						
VSSA	_	Analog Ground	System ground level for analog circuit blocks						
. 30, 1	· ·	raiseg Ground	Connect to VSS on the FPC to prevent noise.						
VSSC		Analog Ground	System ground level for analog circuit blocks						
		,a.og Ground	Connect to VSS on the FPC to prevent noise						



			Inte	rface	Logi	c Sig						
Pin Name	I/O	Туре	0-1-	ot 11-	NACI	1 1-4-	Descriptions					
			- Sele		MCC	intei כ	face mode	DB Pin in u	ISA			
			IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM			
			0	0	0	0	80 MCU 8-bit bus interface I	D[7:0]	D[7:0]			
			0	0	0	1	80 MCU 16-bit bus interface I	D[7:0]	D[15:0]			
			0	0	1	0	80 MCU 9-bit bus interface I	D[7:0]	D[8:0]			
			0	0	1	1	80 MCU 18-bit bus interface I	D[7:0]	D[17:0]			
			0	1	0	1	3-wire 9-bit data serial interface I	SDA: In/Ol	JT			
10.01			0	1	1	0	4-wire 8-bit data serial interface I	SDA: In/Ol	т			
IM[3:0]	ı	(VDDI/VSS)	1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10] D[8:1]			
			1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10],			
			1	0	1	0	80 MCU 18-bit bus interface II 80 MCU 9-bit bus	D[8:1]	D[17:0]			
			1	0	1	1	interface II 3-wire 9-bit data serial	D[17:10] SDI: In	D[17:9]			
			1	1	0	1	interface II	SDO: Ou	t			
			1	1	1	0	4-wire 8-bit data serial	SDI: In				
			I Interface II SDO: Out									
			MPU Parallel interface bus and serial interface select If use RGB Interface must select serial interface.									
							nust select serial inte For VSS.	епасе.				
							ne device and must b	ne applied to pro	perly			
RESX	I	MCU (VDDI/VSS)	initiali	•					,			
		(4001/422)	Signa									
			Exten	ided c	omm	and s	et enable.	1				
5 \/ 5	,	MCU (VDDI/VSS)	Low: extended command set is discarded. High: extended command set is accepted.									
EXTC	I											
			Please connect EXTC to VDDI to read/write extended registers (RB0h~RCFh, RE0h~RFFh)									
		MCU	Chip	select	input	t pin ("Low" enable).					
CSX	I	(VDDI/VSS)	This p		n be p	oerma	nently fixed "Low" in	MPU interface n	node only.			
			This p	oin is	used	to sel	ect "Data or Comma	nd" in the paralle	l interface			
			or 4-v	vire 8	-bit se	erial d	ata interface.					
		MCU	When	DCX	(= '1'	, data	is selected.					
D/CX (SCL)	- 1	(VDDI/VSS)	When	DCX	(= '0'	, com	mand is selected.					
		,	This p	oin is	used	serial	interface clock in 3-v	wire 9-bit / 4-wire	e 8-bit			
			serial	data	interf	ace.						
If not used, this pin should be connected to VDDI or												





RDX	I	MCU (VDDI/VSS)	8080- I /8080- II system (RDX): Serves as a read signal and MCU read data at the rising edge. Fix to VDDI or VSS level when not in use.					
WRX (D/CX)	I	MCU (VDDI/VSS)	 - 8080- I /8080- II system (WRX): Serves as a write signal and writes data at the rising edge. - 4-line system (D/CX): Serves as command or parameter select. Fix to VDDI or VSS level when not in use. 					
D[17:0]	I/O	MCU (VDDI/VSS)	18-bit parallel bi-directional data bus for MCU system and RGB interface mode Fix to VSS level when not in use					
			When IM[3]: Low, Serial in/out signal.					
SDI/SDA	I/O	MCU	When IM[3] : High, Serial input signal.					
35,73571	., 0	(VDDI/VSS)	The data is applied on the rising edge of the SCL signal.					
			If not used, fix this pin at VDDI or VSS.					
		MOLL	Serial output signal.					
SDO	0	MCU (VDDI/VSS)	The data is outputted on the falling edge of the SCL signal.					
		,	If not used, open this pin					
			Tearing effect output pin to synchronize MPU to frame writing,					
TE	0	MCU	activated by S/W command. When this pin is not activated, this pin is					
'-		(VDDI/VSS)	low.					
			If not used, open this pin.					
DOTCLK	I	MCU (VDDI/VSS)	Dot clock signal for RGB interface operation. Fix to VDDI or VSS level when not in use.					
		MCU	Frame synchronizing signal for RGB interface operation.					
VSYNC	I	(VDDI/VSS)	Fix to VDDI or VSS level when not in use.					
HSYNC	I	MCU	Line synchronizing signal for RGB interface operation.					
	-	(VDDI/VSS)	Fix to VDDI or VSS level when not in use.					
DE	I	MCU (VDDI/VSS)	Data enable signal for RGB interface operation. Fix to VDDI or VSS level when not in use.					

Note.

- 1. If CSX is connected to VSS in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.
- 2. When CSX='1', there is no influence to the parallel and serial interface.



LCD Driver Input/Output Pins										
Pin Name	I/O	Туре	Descriptions							
S720~S1	0	Source	Source output signals Leave the pin to open when not in use.							
G320~G1	0	Gate	Gate output signals. Leave the pin to open when not in use.							
VCI1	0	Power	An internal reference voltage generated between VCI and VSSA. Reference input voltage for 1st and 3rd step up circuit.							
AVDD	0	Power	Output voltage of 1st step up circuit (2 x VCI1). Input voltage to 2nd step up circuit. Generated power output pad for source driver block. Connect this pad to the capacitor for stabilization.							
VGH	0	Power	Power supply for the gate driver. Adjust the VGH level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.							
VGL	0	Power	Power supply for the gate driver. Adjust the VGL level with the BT[3:0] bits. Connect this pad with a stabilizing capacitor.							
VCL	Р	Stabilizing capacitor	Power supply for VCOML. VCL = 0~ - VCI1 Connect this pad with a stabilizing capacitor.							
C11P, C11M C12P, C12M	Р		Connect the charge-pumping capacitor for generating AVDD level.							
C21P, C21M C22P, C22M	Р		Connect the charge-pumping capacitor for generating VGH, VGL level.							
C31P, C31M	Р		Connect the charge-pumping capacitor for generating VCL level.							
GVDD	0		High reference voltage for grayscale voltage generator. Internal register can be used to adjust the voltage.							
VGS	I		Low reference voltage for grayscale voltage generator. Connect an external resistor or to system ground.							
VCOM	0		Power supply pad for the TFT- display counter electrode. Charge recycling method is used with VCI and VSSA voltage. Connect this pad to the TFT-display counter electrode.							
LEDPWM	0		Output pin for PWM (Pulse Width Modulation) signal of LED driving. If not used, open this pad.							
LEDON	0		Output pin for enabling LED driving. If not used, open this pad.							





	Test Pins										
Pin Name	I/O	Type	Descriptions								
			Contact resistance measurement pad. In normal operation, leave this								
DUMMYR1 DUMMYR2	I		unconnected. These pads are at VSS level. When measuring an ohmic								
			resistance of the contact, do not apply any power.								
DUMMY	_	Open	Input pads used only for test purpose at IC-side.								
20.0.001		Spon	During normal operation, leave these pads open.								





Liquid crystal power supply specifications Table


No.	Item		Description				
1	TFT Source Driver		720 pins (240 x RGB)				
2	TFT Gate Driver		320 pins				
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)				
		S1 ~ S720	V0 ~ V63 grayscales				
4	Liquid Crystal Drive Output	G1 ~ G320	VGH - VGL				
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes				
5	Input Voltage	VDDI	1.65V ~ 3.30V				
5	Input Voltage	VCI	2.50V ~ 3.30V				
		AVDD	4.5V ~ 6.0V				
		VGH	10.0V ~ 20.0V				
6	Liquid Crystal Drive Voltages	VGL	-5.0V ~ -15.0V				
0		VCL	-1.9V ~ -3.0V				
		VGH - VGL	Max. 32.0V				
		VCI1 - VCL	Max. 6.0V				
		AVDD	VCI1 x2, x3				
7	Internal Stan un Circuita	VGH	VCI1 x4, x5, x6, x7, x9				
_ ′	Internal Step-up Circuits	VGL	VCI1 x-3, x-4, x-5, x-6, x-7				
		VCL	VCI1 x-1				

Note: VCI1 is an internal reference voltage for the step-up circuit1.





5. Pad Arrangement and Coordination





No.	Pad name	Χ	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1	DUMMY	-7292.5	-285	51	C12M	-4292.5	-285	101	VSSA	-1292.5	-285	151	LEDPWM	2245	-285
2	DUMMY	-7232.5	-285	52	C12M	-4232.5	-285	102	VSSA	-1232.5	-285	152	LEDON	2330	-285
3	VCOM	-7232.5 -7172.5	-285	53	C12IVI	-4232.5	-285	103	VSSA	-1232.5	-285	153	VDDI LED	2402.5	-285
4	VCOM	-7172.5 -7112.5	-285	54	C11P	-4172.5	-285	103	VSSA	-1172.5	-285	154	VDDI_LED	2462.5	-285
5	VCOM	-7052.5	-285	55	C11P	-4052.5	-285	105	VSSA	-1052.5	-285	155	DB[18] Dummy		-285
6	VCOM	-6992.5	-285	56	C11P	-3992.5	-285		DUMMY	-992.5	-285	156	DB[19] Dummy		-285
7	VCOM	-6932.5	-285	57	C11P	-3932.5	-285	107	VGS	-932.5	-285	157	DB[20] Dummy		-285
8	VCOM	-6872.5	-285	58	C11P	-3872.5	-285		VGS	-872.5	-285	158	DB[21] Dummy		-285
9	VCOM	-6812.5	-285	59	C11P	-3812.5	-285	109	EXTC	-812.5	-285	159	DB[22]_Dummy		-285
10	VCOM	-6752.5	-285	60	C11M	-3752.5	-285	110	IM<3>	-752.5	-285	160	DB[23]_Dummy		-285
11	DUMMY	-6692.5	-285	61	C11M	-3692.5	-285	111	IM<2>	-692.5	-285	161	DUMMY	3032.5	-285
12	C22P	-6632.5	-285	62	C11M	-3632.5	-285	112	IM<1>	-632.5	-285	162	VDDI	3092.5	-285
13	C22P	-6572.5	-285	63	C11M	-3572.5	-285	113	IM<0>	-572.5	-285	163	VDDI	3152.5	-285
14	C22M	-6512.5	-285	64	C11M	-3512.5	-285	114	RESX	-512.5	-285	164	VDDI	3212.5	-285
15	C22M	-6452.5	-285	65	C11M	-3452.5	-285	115	CSX	-452.5	-285	165	VDDI	3272.5	-285
16	C21P	-6392.5	-285	66	C11M	-3392.5	-285	116	DCX	-392.5	-285	166	VDDI	3332.5	-285
17	C21P	-6332.5	-285	67	VCI1	-3332.5	-285	117	WRX	-332.5	-285	167	VDDI	3392.5	-285
18	C21M	-6272.5	-285	68	VCI1	-3272.5	-285	118	RDX	-272.5	-285	168	VDDI	3452.5	-285
19	C21M	-6212.5	-285	69	VCI1	-3212.5	-285	119	DUMMY	-212.5	-285	169	Vcore	3512.5	-285
20	VGH	-6152.5	-285	70	VCI1	-3152.5	-285	120	VSYNC	-152.5	-285	170	Vcore	3572.5	-285
21	VGH	-6092.5	-285	71	VCI1	-3092.5	-285	121	HSYNC	-92.5	-285	171	Vcore	3632.5	-285
22	VGH	-6032.5	-285	72	VCI1	-3032.5	-285	122	ENABL	-32.5	-285	172	Vcore	3692.5	-285
23	VGH	-5972.5	-285	73	VCI1	-2972.5	-285	123	DOTCLK	27.5	-285	173	Vcore	3752.5	-285
24	VGH	-5912.5	-285	74	VCI	-2912.5	-285	124	DUMMY	87.5	-285	174	Vcore	3812.5	-285
25	DUMMY	-5852.5	-285	75	VCI	-2852.5	-285	125	SDA	160	-285	175	Vcore	3872.5	-285
26	VGL	-5792.5	-285	76	VCI	-2792.5	-285	126	DB[0]	245	-285	176	Vcore	3932.5	-285
27	VGL	-5732.5	-285	77	VCI	-2732.5	-285	127	DB[1]	330	-285	177	Vcore	3992.5	-285
28	VGL	-5672.5	-285	78	VCI	-2672.5	-285	128	DB[2]	415	-285	178	Vcore	4052.5	-285
29	VGL	-5612.5	-285	79	VCI	-2612.5	-285	129	DB[3]	500	-285	179	Vcore	4112.5	-285
30	VGL	-5552.5	-285	80	VCI	-2552.5	-285	130	DUMMY	572.5	-285	180	Vcore	4172.5	-285
31	VGL	-5492.5	-285	81	VCI	-2492.5	-285	131	DB[4]	645	-285	181	Vcore	4232.5	-285
32	AVDD	-5432.5	-285	82	VSS3	-2432.5	-285	132	DB[5]	730	-285	182	Vcore	4292.5	-285
33	AVDD	-5372.5	-285	83	VSS3	-2372.5	-285	133	DB[6]	815	-285	183	DUMMY	4352.5	-285
34	AVDD	-5312.5	-285	84	VSS3	-2312.5	-285	134	DB[7]	900	-285	184	GVDD	4412.5	-285
35	AVDD	-5252.5	-285	85	VSS	-2252.5	-285	135	DUMMY	972.5	-285	185	GVDD	4472.5	-285
36	AVDD	-5192.5	-285	86	VSS	-2192.5	-285	136	DB[8]	1045	-285	186	GVDD	4532.5	-285
37	AVDD	-5132.5	-285	87	VSS	-2132.5	-285	137	DB[9]	1130	-285	187	GVDD	4592.5	-285
38	AVDD	-5072.5	-285	88	VSS	-2072.5	-285		DB[10]	1215	-285		DUMMY	4652.5	-285
39	C12P	-5012.5	-285	89	VSS	-2012.5	-285		DB[11]	1300	-285		DUMMY	4712.5	-285
40	C12P	-4952.5	-285	90	VSS	-1952.5	-285		DUMMY	1372.5	-285		VCL	4772.5	-285
41	C12P	-4892.5	-285	91	VSSC	-1892.5	-285		DB[12]	1445	-285		VCL	4832.5	-285
42	C12P	-4832.5	-285	92	VSSC	-1832.5	-285	142	DB[13]	1530	-285		VCL	4892.5	-285
43	C12P	-4772.5	-285	93	VSSC	-1772.5	-285		DB[14]	1615	-285		VCL	4952.5	-285
44	C12P	-4712.5	-285	94	VSSC	-1712.5	-285		DB[15]	1700	-285		VCL	5012.5	-285
45	C12P	-4652.5	-285	95	VSSC	-1652.5	-285		DUMMY	1772.5	-285		VCL	5072.5	-285
46	C12M	-4592.5	-285	96	VSSC	-1592.5	-285		DB[16]	1845	-285		VCL	5132.5	-285
47	C12M	-4532.5	-285	97	VSSC	-1532.5	-285		DB[17]	1930	-285	197	VCL	5192.5	-285
48	C12M	-4472.5	-285	98	VSSA	-1472.5	-285	148	DUMMY	2002.5	-285		C31P	5252.5	-285
49	C12M	-4412.5	-285	99	VSSA	-1412.5	-285	149		2075	-285		C31P	5312.5	
50	C12M	-4352.5	-285	100	VSSA	-1352.5	-285	150	SDO	2160	-285	200	C31P	5372.5	-285



No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
201	C31P	5432.5	-285	251	G32	7147	261	301	G132	6447	261	351	G232	5747	261
202	C31P	5492.5	-285	252	G34	7133	126	302	G134	6433	126	352	G234	5733	126
203	C31P	5552.5	-285	253	G36	7119	261	303	G136	6419	261	353	G236	5719	261
204	C31P	5612.5	-285	254	G38	7105	126	304	G138	6405	126	354	G238	5705	126
205	C31P	5672.5	-285	255	G40	7091	261	305	G140	6391	261	355	G240	5691	261
206	C31M	5732.5	-285	256	G42	7077	126	306	G142	6377	126	356	G242	5677	126
207	C31M	5792.5	-285	257	G44	7063	261	307	G144	6363	261	357	G244	5663	261
208	C31M	5852.5	-285	258	G46	7049	126	308	G146	6349	126	358	G246	5649	126
209	C31M	5912.5	-285	259	G48	7035	261	309	G148	6335	261	359	G248	5635	261
210	C31M	5972.5	-285	260	G50	7021	126	310	G150	6321	126	360	G250	5621	126
211	C31M	6032.5	-285	261	G52	7007	261	311	G152	6307	261	361	G252	5607	261
212	C31M	6092.5	-285	262	G54	6993	126	312	G154	6293	126	362	G254	5593	126
213	C31M	6152.5	-285	263	G56	6979	261	313	G156	6279	261	363	G256	5579	261
214	DUMMYR1	6212.5	-285	264	G58	6965	126	314	G158	6265	126	364	G258	5565	126
215	DUMMYR2	6272.5	-285	265	G60	6951	261	315	G160	6251	261	365	G260	5551	261
216	DUMMY	6332.5	-285	266	G62	6937	126	316	G162	6237	126	366	G262	5537	126
217	DUMMY	6392.5	-285	267	G64	6923	261	317	G164	6223	261	367	G264	5523	261
218	DUMMY	6452.5	-285	268	G66	6909	126	318	G166	6209	126	368	G266	5509	126
219	DUMMY	6512.5	-285	269	G68	6895	261	319	G168	6195	261	369	G268	5495	261
220	DUMMY	6572.5	-285	270	G70	6881	126	320	G170	6181	126	370	G270	5481	126
221	DUMMY	6632.5	-285	271	G72	6867	261	321	G172	6167	261	371	G272	5467	261
222	DUMMY	6692.5	-285	272	G74	6853	126	322	G174	6153	126	372	G274	5453	126
223	VCOM	6752.5	-285	273	G76	6839	261	323	G176	6139	261	373	G276	5439	261
224	VCOM	6812.5	-285	274	G78	6825	126	324	G178	6125	126	374	G278	5425	126
225	VCOM	6872.5	-285	275	G80	6811	261	325	G180	6111	261	375	G280	5411	261
226	VCOM	6932.5	-285	276	G82	6797	126	326	G182	6097	126	376	G282	5397	126
227	VCOM	6992.5	-285	277	G84	6783	261	327	G184	6083	261	377	G284	5383	261
228	VCOM	7052.5	-285	278	G86	6769	126	328	G186	6069	126	378	G286	5369	126
229	VCOM	7112.5	-285	279	G88	6755	261	329	G188	6055	261	379	G288	5355	261
230	VCOM	7172.5	-285	280	G90	6741	126	330	G190	6041	126	380	G290	5341	126
231	DUMMY	7232.5	-285	281	G92	6727	261	331	G192	6027	261	381	G292	5327	261
232	DUMMY	7292.5	-285	282	G94	6713	126	332	G194	6013	126	382	G294	5313	126
233	DUMMY	7399	261	283	G96	6699	261	333	G196	5999	261	383	G296	5299	261
234	DUMMY	7385	126	284	G98	6685	126	334	G198	5985	126	384	G298	5285	126
235	DUMMY	7371	261	285	G100	6671	261	335	G200	5971	261	385	G300	5271	261
236	G2	7357	126	286	G102	6657	126	336	G202	5957	126	386	G302	5257	126
237	G4	7343	261	287	G104	6643	261	337	G204	5943	261	387	G304	5243	261
238	G6	7329	126	288	G106	6629	126	338	G206	5929	126	388	G306	5229	126
239	G8	7315	261	289	G108	6615	261	339	G208	5915	261	389	G308	5215	261
240	G10	7301	126	290	G110	6601	126	340	G210	5901	126	390	G310	5201	126
241	G12	7287	261	291	G112	6587	261	341	G212	5887	261	391	G312	5187	261
242	G14	7273	126	292	G114	6573	126	342	G214	5873	126	392	G314	5173	126
243	G16	7259	261	293	G116	6559	261	343	G216	5859	261	393	G316	5159	261
244	G18	7245	126	294	G118	6545	126	344	G218	5845	126	394	G318	5145	126
245	G20	7231	261	295	G120	6531	261	345	G220	5831	261	395	G320	5131	261
246	G22	7217	126	296	G122	6517	126	346	G222	5817	126	396	S720	5075	126
247	G24	7203	261	297	G124	6503	261	347	G224	5803	261	397	S719	5061	261
248	G26	7189	126	298	G126	6489	126	348	G226	5789	126	398	S718	5047	126
249	G28	7175	261	299	G128	6475	261	349	G228	5775	261	399	S717	5033	261
250	G30	7161	126	300	G130	6461	126	350	G230	5761	126	400	S716	5019	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
401	S715	5005	261	451	S665	4305	261	501	S615	3605	261	551	S565	2905	261
402	S714	4991	126	452	S664	4291	126	502	S614	3591	126	552	S564	2891	126
403	S713	4977	261	453	S663	4277	261	503	S613	3577	261	553	S563	2877	261
404	S712	4963	126	454	S662	4263	126	504	S612	3563	126	554	S562	2863	126
405	S711	4949	261	455	S661	4249	261	505	S611	3549	261	555	S561	2849	261
406	S710	4935	126	456	S660	4235	126	506	S610	3535	126	556	S560	2835	126
407	S709	4921	261	457	S659	4221	261	507	S609	3521	261	557	S559	2821	261
408	S708	4907	126	458	S658	4207	126	508	S608	3507	126	558	S558	2807	126
409	S707	4893	261	459	S657	4193	261	509	S607	3493	261	559	S557	2793	261
410	S706	4879	126	460	S656	4179	126	510	S606	3479	126	560	S556	2779	126
411	S705	4865	261	461	S655	4165	261	511	S605	3465	261	561	S555	2765	261
412	S704	4851	126	462	S654	4151	126	512	S604	3451	126	562	S554	2751	126
413	S703	4837	261	463	S653	4137	261	513	S603	3437	261	563	S553	2737	261
414	S702	4823	126	464	S652	4123	126	514	S602	3423	126	564	S552	2723	126
415	S701	4809	261	465	S651	4109	261	515	S601	3409	261	565	S551	2709	261
416	S700	4795	126	466	S650	4095	126	516	S600	3395	126	566	S550	2695	126
417	S699	4781	261	467	S649	4081	261	517	S599	3381	261	567	S549	2681	261
418	S698	4767	126	468	S648	4067	126	518	S598	3367	126	568	S548	2667	126
419	S697	4753	261	469	S647	4053	261	519	S597	3353	261	569	S547	2653	261
420	S696	4739	126	470	S646	4039	126	520	S596	3339	126	570	S546	2639	126
421	S695	4725	261	471	S645	4025	261	521	S595	3325	261	571	S545	2625	261
422	S694	4711	126	472	S644	4011	126	522	S594	3311	126	572	S544	2611	126
423	S693	4697	261	473	S643	3997	261	523	S593	3297	261	573	S543	2597	261
424	S692	4683	126	474	S642	3983	126	524	S592	3283	126	574	S542	2583	126
425	S691	4669	261	475	S641	3969	261	525	S591	3269	261	575	S541	2569	261
426	S690	4655	126	476	S640	3955	126	526	S590	3255	126	576	S540	2555	126
427	S689	4641	261	477	S639	3941	261	527	S589	3241	261	577	S539	2541	261
428	S688	4627	126	478	S638	3927	126	528	S588	3227	126	578	S538	2527	126
429	S687	4613	261	479	S637	3913	261	529	S587	3213	261	579	S537	2513	261
430	S686	4599	126	480	S636	3899	126	530	S586	3199	126	580	S536	2499	126
431	S685	4585	261	481	S635	3885	261	531	S585	3185	261	581	S535	2485	261
432	S684	4571	126	482	S634	3871	126	532	S584	3171	126	582	S534	2471	126
433	S683	4557	261	483	S633	3857	261	533	S583	3157	261	583	S533	2457	261
434	S682	4543	126	484	S632	3843	126	534	S582	3143	126	584	S532	2443	126
435	S681	4529	261	485	S631	3829	261	535	S581	3129	261	585	S531	2429	261
436	S680	4515	126	486	S630	3815	126	536	S580	3115	126	586	S530	2415	126
437	S679	4501	261	487	S629	3801	261	537	S579	3101	261	587	S529	2401	261
438	S678	4487	126	488	S628	3787	126	538	S578	3087	126	588	S528	2387	126
439	S677	4473	261	489	S627	3773	261	539	S577	3073	261	589	S527	2373	261
440	S676	4459	126	490	S626	3759	126	540	S576	3059	126	590	S526	2359	126
441	S675	4445	261	491	S625	3745	261	541	S575	3045	261	591	S525	2345	261
442	S674	4431	126	492	S624	3731	126	542	S574	3031	126	592	S524	2331	126
443	S673	4417	261	493	S623	3717	261	543	S573	3017	261	593	S523	2317	261
444	S672	4403	126	494	S622	3703	126	544	S572	3003	126	594	S522	2303	126
	S671	4389	261	495	S621	3689	261	545	S571	2989	261	595	S521	2289	261
446	S670	4375	126	496	S620	3675	126	546	S570	2975	126	596	S520	2275	126
447	S669	4361	261	497	S619	3661	261	547	S569	2961	261	597	S519	2261	261
	S668	4347	126	498	S618	3647	126	548	S568	2947	126	598	S518	2247	126
449	S667	4333	261	499	S617	3633	261	549	S567	2933	261	599	S517	2233	261
450	S666	4319	126	500	S616	3619	126	550	S566	2919	126	600	S516	2219	126





	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
	S515	2205	261	651	S465	1505	261	701	S415	805	261	751	S365	105	261
602 S	S514	2191	126	652	S464	1491	126	702	S414	791	126	752	S364	91	126
603 S	S513	2177	261	653	S463	1477	261	703	S413	777	261	753	S363	77	261
604 S	S512	2163	126	654	S462	1463	126	704	S412	763	126	754	S362	63	126
605 S	S511	2149	261	655	S461	1449	261	705	S411	749	261	755	S361	49	261
606 S	S510	2135	126	656	S460	1435	126	706	S410	735	126	756	S360	-49	126
607 S	S509	2121	261	657	S459	1421	261	707	S409	721	261	757	S359	-63	261
608 S	S508	2107	126	658	S458	1407	126	708	S408	707	126	758	S358	-77	126
609 S	S507	2093	261	659	S457	1393	261	709	S407	693	261	759	S357	-91	261
610 S	S506	2079	126	660	S456	1379	126	710	S406	679	126	760	S356	-105	126
611 S	S505	2065	261	661	S455	1365	261	711	S405	665	261	761	S355	-119	261
612 S	S504	2051	126	662	S454	1351	126	712	S404	651	126	762	S354	-133	126
613 S	S503	2037	261	663	S453	1337	261	713	S403	637	261	763	S353	-147	261
614 S	S502	2023	126	664	S452	1323	126	714	S402	623	126	764	S352	-161	126
615 S	S501	2009	261	665	S451	1309	261	715	S401	609	261	765	S351	-175	261
616 S	S500	1995	126	666	S450	1295	126	716	S400	595	126	766	S350	-189	126
617 S	S499	1981	261	667	S449	1281	261	717	S399	581	261	767	S349	-203	261
618 S	S498	1967	126	668	S448	1267	126	718	S398	567	126	768	S348	-217	126
619 S	S497	1953	261	669	S447	1253	261	719	S397	553	261	769	S347	-231	261
620 S	S496	1939	126	670	S446	1239	126	720	S396	539	126	770	S346	-245	126
621 S	S495	1925	261	671	S445	1225	261	721	S395	525	261	771	S345	-259	261
	S494	1911	126	672	S444	1211	126	722	S394	511	126	772	S344	-273	126
623 S	S493	1897	261	673	S443	1197	261	723	S393	497	261	773	S343	-287	261
	S492	1883	126	674	S442	1183	126	724	S392	483	126	774	S342	-301	126
	S491	1869	261	675	S441	1169	261	725	S391	469	261	775	S341	-315	261
	S490	1855	126	676	S440	1155	126	726	S390	455	126	776	S340	-329	126
	5489	1841	261	677	S439	1141	261	727	S389	441	261	777	S339	-343	261
	S488	1827	126	678	S438	1127	126	728	S388	427	126	778	S338	-357	126
	5487	1813	261	679	S437	1113	261	729	S387	413	261	779	S337	-371	261
	3486	1799	126	680	S436	1099	126	730	S386	399	126	780	S336	-385	126
	3485	1785	261	681	S435	1085	261	731	S385	385	261	781	S335	-399	261
	S484 S483	1771 1757	126	682	S434 S433	1071	126	732	S384 S383	371 357	126	782	S334 S333	-413 -427	126
	5482	1743	261 126	683 684	S433	1057 1043	261 126	733 734	S382	343	261 126	783 784	S332	-42 <i>1</i> -441	261 126
			1	685		1029					1				261
		1729 1715	126	686	S431 S430	1015	261 126	735 736	S381 S380	329 315	261 126	785 786	S331 S330	-455 -469	126
			261	687	S429	1001	261	737	S379	301	261	787	S329	-483	261
		1687	126	688	S428	987	126	738	S378	287	126	788	S328	-497	126
			261	689	S427	973	261	739	S377	273	261	789	S327	-511	261
		1659	126	690	S426	959	126	740	S376	259	126	790	S326	-525	126
			261	691	S425	945	261	741	S375	245	261	791	S325	-539	261
		1631	126	692	S424	931	126	742	S374	231	126	792	S324	-553	126
			261	693	S423	917	261	743	S373	217	261	793	S323	-567	261
	S472	1603	126	694	S422	903	126	744	S372	203	126	794	S322	-581	126
	S471		261	695	S421	889	261	745	S371	189	261	795	S321	-595	261
		1575	126	696	S420	875	126	746	S370	175	126	796	S320	-609	126
	S469		261	697	S419	861	261	747	S369	161	261	797	S319	-623	261
		1547	126	698	S418	847	126	748	S368	147	126	798	S318	-637	126
		1533	261	699	S417	833	261	749	S367	133	261	799	S317	-651	261
		1519	126	700	S416	819	126	750	S366	119	126	800	S316	-665	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
801	S315	-679	261	851	S265	-1379	261	901	S215	-2079	261	951	S165	-2779	261
802	S314	-693	126	852	S264	-1393	126	902	S214	-2093	126	952	S164	-2793	126
803	S313	-707	261	853	S263	-1407	261	903	S213	-2107	261	953	S163	-2807	261
804	S312	-721	126	854	S262	-1421	126	904	S212	-2121	126	954	S162	-2821	126
805	S311	-735	261	855	S261	-1435	261	905	S211	-2135	261	955	S161	-2835	261
806	S310	-749	126	856	S260	-1449	126	906	S210	-2149	126	956	S160	-2849	126
807	S309	-763	261	857	S259	-1463	261	907	S209	-2163	261	957	S159	-2863	261
808	S308	-777	126	858	S258	-1477	126	908	S208	-2177	126	958	S158	-2877	126
809	S307	-791	261	859	S257	-1491	261	909	S207	-2191	261	959	S157	-2891	261
810	S306	-805	126	860	S256	-1505	126	910	S206	-2205	126	960	S156	-2905	126
811	S305	-819	261	861	S255	-1519	261	911	S205	-2219	261	961	S155	-2919	261
812	S304	-833	126	862	S254	-1533	126	912	S204	-2233	126	962	S154	-2933	126
813	S303	-847	261	863	S253	-1547	261	913	S203	-2247	261	963	S153	-2947	261
814	S302	-861	126	864	S252	-1561	126	914	S202	-2261	126	964	S152	-2961	126
815	S301	-875	261	865	S251	-1575	261	915	S201	-2275	261	965	S151	-2975	261
816	S300	-889	126	866	S250	-1589	126	916	S200	-2289	126	966	S150	-2989	126
817	S299	-903	261	867	S249	-1603	261	917	S199	-2303	261	967	S149	-3003	261
818	S298	-917	126	868	S248	-1617	126	918	S198	-2317	126	968	S148	-3017	126
819	S297	-931	261	869	S247	-1631	261	919	S197	-2331	261	969	S147	-3031	261
820	S296	-945	126	870	S246	-1645	126	920	S196	-2345	126	970	S146	-3045	126
821	S295	-959	261	871	S245	-1659	261	921	S195	-2359	261	971	S145	-3059	261
822	S294	-973	126	872	S244	-1673	126	922	S194	-2373	126	972	S144	-3073	126
823	S293	-987	261	873	S243	-1687	261	923	S193	-2387	261	973	S143	-3087	261
824	S292	-1001	126	874	S242	-1701	126	924	S192	-2401	126	974	S142	-3101	126
825	S291	-1015	261	875	S241	-1715	261	925	S191	-2415	261	975	S141	-3115	261
826	S290	-1029	126	876	S240	-1729	126	926	S190	-2429	126	976	S140	-3129	126
827	S289	-1043	261	877	S239	-1743	261	927	S189	-2443	261	977	S139	-3143	261
828	S288	-1057	126	878	S238	-1757	126	928	S188	-2457	126	978	S138	-3157	126
829	S287	-1071	261	879	S237	-1771	261	929	S187	-2471	261	979	S137	-3171	261
830	S286	-1085	126	880	S236	-1785	126	930	S186	-2485	126	980	S136	-3185	126
831	S285	-1099	261	881	S235	-1799	261	931	S185	-2499	261	981	S135	-3199	261
832	S284	-1113	126	882	S234	-1813	126	932	S184	-2513	126	982	S134	-3213	126
833	S283	-1127	261	883	S233	-1827	261	933	S183	-2527	261	983	S133	-3227	261
834	S282	-1141	126	884	S232	-1841	126	934	S182	-2541	126	984	S132	-3241	126
835	S281		261	885	S231	-1855	261	935	S181	-2555	261	985	S131	-3255	261
836	S280	-1169	126	886	S230	-1869	126	936	S180	-2569	126	986	S130	-3269	126
837	S279	-1183	261	887	S229	-1883	261	937	S179	-2583	261	987	S129	-3283	261
838	S278	-1197	126	888	S228	-1897	126	938	S178	-2597	126	988	S128	-3297	126
839	S277	-1211	261	889	S227	-1911	261	939	S177	-2611	261	989	S127	-3311	261
840	S276	-1225	126	890	S226	-1925	126	940	S176	-2625	126	990	S126	-3325	126
841	S275	-1239	261	891	S225	-1939	261	941	S175	-2639	261	991	S125	-3339	261
842	S274	-1253	126	892	S224	-1953	126	942	S174	-2653	126	992	S124	-3353	126
843	S273	-1267	261	893	S223	-1967	261	943	S173	-2667	261	993	S123	-3367	261
844	S273	-1281	126	894	S222	-1981	126	944	S173	-2681	126	994	S123	-3381	126
845	S272	-1295	261	895	S221	-1995	261	945	S172	-2695	261	995	S121	-3395	261
846	S271	-1309	126	896	S220	-2009	126	946	S170	-2709	126	996	S120	-3409	126
847	S269	-1323	261	897	S219	-2023	261	947	S169	-2723	261	997	S120	-3423	261
848	S269 S268	-1323	126	898	S218	-2023	126	948	S169	-2737	126	998	S118	-3423	126
849	S267		261	899	S217		261	949	S167		261	999	S117		261
		-1351			i e	-2051				-2751				-3451	
850	S266	-1365	126	900	S216	-2065	126	950	S166	-2765	126	1000	S116	-3465	126





No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ	No.	Pad name	Х	Υ
1001	S115	-3479	261	1051	S65	-4179	261	1101	S15	-4879	261	1151	G249	-5621	261
1002	S114	-3493	126	1052	S64	-4193	126	1102	S14	-4893	126	1152	G247	-5635	126
1003	S113	-3507	261	1053	S63	-4207	261	1103	S13	-4907	261	1153	G245	-5649	261
1004	S112	-3521	126	1054	S62	-4221	126	1104	S12	-4921	126	1154	G243	-5663	126
1005	S111	-3535	261	1055	S61	-4235	261	1105	S11	-4935	261	1155	G241	-5677	261
1006	S110	-3549	126	1056	S60	-4249	126	1106	S10	-4949	126	1156	G239	-5691	126
1007	S109	-3563	261	1057	S59	-4263	261	1107	S9	-4963	261	1157	G237	-5705	261
1008	S108	-3577	126	1058	S58	-4277	126	1108	S8	-4977	126	1158	G235	-5719	126
1009	S107	-3591	261	1059	S57	-4291	261	1109	S7	-4991	261	1159	G233	-5733	261
1010	S106	-3605	126	1060	S56	-4305	126	1110	S6	-5005	126	1160	G231	-5747	126
1011	S105	-3619	261	1061	S55	-4319	261	1111	S5	-5019	261	1161	G229	-5761	261
1012	S104	-3633	126	1062	S54	-4333	126	1112	S4	-5033	126	1162	G227	-5775	126
1013	S103	-3647	261	1063	S53	-4347	261	1113	S3	-5047	261	1163	G225	-5789	261
1014	S102	-3661	126	1064	S52	-4361	126	1114	S2	-5061	126	1164	G223	-5803	126
1015	S101	-3675	261	1065	S51	-4375	261	1115	S1	-5075	261	1165	G221	-5817	261
1016	S100	-3689	126	1066	S50	-4389	126	1116	G319	-5131	126	1166	G219	-5831	126
1017	S99	-3703	261	1067	S49	-4403	261	1117	G317	-5145	261	1167	G217	-5845	261
1018	S98	-3717	126	1068	S48	-4417	126	1118	G315	-5159	126	1168	G215	-5859	126
1019	S97	-3731	261	1069	S47	-4431	261	1119	G313	-5173	261	1169	G213	-5873	261
1020	S96	-3745	126	1070	S46	-4445	126	1120	G311	-5187	126	1170	G211	-5887	126
1021	S95	-3759	261	1071	S45	-4459	261	1121	G309	-5201	261	1171	G209	-5901	261
1022	S94	-3773	126	1072	S44	-4473	126	1122	G307	-5215	126	1172	G207	-5915	126
1023	S93	-3787	261	1073	S43	-4487	261	1123	G305	-5229	261	1173	G205	-5929	261
1024	S92	-3801	126	1074	S42	-4501	126	1124	G303	-5243	126	1174	G203	-5943	126
1025	S91	-3815	261	1075	S41	-4515	261	1125	G301	-5257	261	1175	G201	-5957	261
1026	S90	-3829	126	1076	S40	-4529	126	1126	G299	-5271	126	1176	G199	-5971	126
1027	S89	-3843	261	1077	S39	-4543	261	1127	G297	-5285	261	1177	G197	-5985	261
1028	S88	-3857	126	1078	S38	-4557	126	1128	G295	-5299	126	1178	G195	-5999	126
1029	S87	-3871	261	1079	S37	-4571	261	1129	G293	-5313	261	1179	G193	-6013	261
1030	S86	-3885	126	1080	S36	-4585	126	1130	G291	-5327	126	1180	G191	-6027	126
1031	S85	-3899	261	1081	S35	-4599	261	1131	G289	-5341	261	1181	G189	-6041	261
1032	S84	-3913	126	1082	S34	-4613	126	1132	G287	-5355	126	1182	G187	-6055	126
1033	S83	-3927	261	1083	S33	-4627	261	1133	G285	-5369	261	1183	G185	-6069	261
1034	S82	-3941	126	1084	S32	-4641	126	1134	G283	-5383	126	1184	G183	-6083	126
1035	S81	-3955	261	1085	S31	-4655	261	1135	G281	-5397	261	1185	G181	-6097	261
1036	S80	-3969	126	1086	S30	-4669	126	1136	G279	-5411	126	1186	G179	-6111	126
1037	S79	-3983	261	1087	S29	-4683	261	1137	G277	-5425	261	1187	G177	-6125	261
1038	S78	-3997	126	1088	S28	-4697	126	1138	G275	-5439	126	1188	G175	-6139	126
1039	S77	-4011	261	1089	S27	-4711	261	1139	G273	-5453	261	1189	G173	-6153	261
1040	S76	-4025	126	1090	S26	-4725	126	1140	G271	-5467	126	1190	G171	-6167	126
1041	S75	-4039	261	1091	S25	-4739	261	1141	G269	-5481	261	1191	G169	-6181	261
1042	S74	-4053	126	1092	S24	-4753	126	1142	G267	-5495	126	1192	G167	-6195	126
1043	S73	-4067	261	1093	S23	-4767	261	1143	G265	-5509	261	1193	G165	-6209	261
1044	S72	-4081	126	1094	S22	-4781	126	1144	G263	-5523	126	1194	G163	-6223	126
1045	S71	-4095	261	1095	S21	-4795	261	1145	G261	-5537	261	1195	G161	-6237	261
1046	S70	-4109	126	1096	S20	-4809	126	1146	G259	-5551	126	1196	G159	-6251	126
1047	S69	-4123	261	1097	S19	-4823	261	1147	G257	-5565	261	1197	G157	-6265	261
1048	S68	-4137	126	1098	S18	-4837	126	1148	G255	-5579	126	1198	G155	-6279	126
1049	S67	-4151	261	1099	S17	-4851	261	1149	G253	-5593	261	1199	G153	-6293	261
1050	S66	-4165	126	1100	S16	-4865	126	1150	G251	-5607	126	1200	G151	-6307	126



1237 G77

1238 G75

1239 G73

1240 G71

1241 G69

1243 G65

1244 G63

1245 G61

1246 G59

1247 G57

1248 G55

1250 G51

G53

1249

G67

1242

-6825

-6839

-6853

-6867

-6881

-6895

-6909

-6923

-6937

-6951

-6965

-6979

-6993

-7007

261

126

261

126

261

126

261

126

261

126

261

126

261

126


No.	Pad name	Х	Υ		No.	Pad name	Х	Υ
1201	G149	-6321	261		1251	G49	-7021	261
1202	G147	-6335	126		1252	G47	-7035	126
1203	G145	-6349	261		1253	G45	-7049	261
1204	G143	-6363	126		1254	G43	-7063	126
1205	G141	-6377	261		1255	G41	-7077	261
1206	G139	-6391	126		1256	G39	-7091	126
1207	G137	-6405	261		1257	G37	-7105	261
1208	G135	-6419	126		1258	G35	-7119	126
1209	G133	-6433	261		1259	G33	-7133	261
1210	G131	-6447	126		1260	G31	-7147	126
1211	G129	-6461	261		1261	G29	-7161	261
1212	G127	-6475	126		1262	G27	-7175	126
1213	G125	-6489	261		1263	G25	-7189	261
1214	G123	-6503	126		1264	G23	-7203	126
1215	G121	-6517	261		1265	G21	-7217	261
1216	G119	-6531	126		1266	G19	-7231	126
1217	G117	-6545	261		1267	G17	-7245	261
1218	G115	-6559	126		1268	G15	-7259	126
1219	G113	-6573	261		1269	G13	-7273	261
1220	G111	-6587	126		1270	G11	-7287	126
1221	G109	-6601	261		1271	G9	-7301	261
1222	G107	-6615	126		1272	G7	-7315	126
1223	G105	-6629	261		1273	G5	-7329	261
1224	G103	-6643	126		1274	G3	-7343	126
1225	G101	-6657	261		1275	G1	-7357	261
1226	G99	-6671	126		1276	DUMMY	-7371	126
1227	G97	-6685	261		1277	DUMMY	-7385	261
1228	G95	-6699	126		1278	DUMMY	-7399	126
1229	G93	-6713	261					
1230	G91	-6727	126					
1231	G89	-6741	261					
1232	G87	-6755	126					
1233	G85	-6769	261					
1234	G83	-6783	126					
1235	G81	-6797	261					
1236	G79	-6811	126					
				1				

Alignment mark	Χ	Υ
Left COG Align	-7480	260
Right COG Align	7480	260





BUMP Size







6. Block Function Description

MCU System Interface

ILI9340 provides four kinds of MCU system interface with 8080- I /8080- II series parallel interface and 3-/4-line serial interface. The selection of the given interfaces are done by external IM [3:0] pins and shown as below:

IM3	IM2	IM1	IMO	MCU-Interface Mode		Pins in use	
IIVIO	IIVIZ	IIVII	IIVIO	MCO-interface Mode	Register/Content	GRAM	
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX	
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0] ,WRX,RDX,CSX,D/CX	
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0] ,WRX,RDX,CSX,D/CX	
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0] ,WRX,RDX,CSX,D/CX	
0	1	0	1	3-wire 9-bit data serial interface I	SCL,SDA,CSX		
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX	
1	0	0	0	8080 MCU 16-bit bus interface $ \mathrm{II} $	D[8:1]	D[17:10], D[8:1] , WRX,RDX,CSX,D/CX	
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX,RDX,CSX,D/CX	
1	0	1	0	8080 MCU 18-bit bus interface $ \mathbb{I} $			
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10] [17:9], WRX,RDX,CSX,D/CX		
1	1	0	1	3-wire 9-bit data serial interface $ \mathbb{I} $	II SCL,SDI,SDO, CSX		
1	1	1	0	4-wire 8-bit data serial interface II	e II SCL,SDI,D/CX,SDO, CSX		

In 8080- I /8080- II series parallel interface, the registers are accessed by the D[17:0] data pins.

	8080- I	Series	i		8080- ІІ	Series		Operation
CSX	D/CX	RDX	WRX	CSX	D/CX	RDX	WRX	
"L"	"L"	"H"		"L"	"L"	"H"		Write command
"L"	"H"		"H"	"L"	"H"		"H"	Read parameter
"L"	"H"	"H"		"L"	"H"	"H"		Write parameter

Parallel RGB Interface

ILI9340 also supports the RGB interface for displaying a moving picture. When the RGB interface is selected, display operation is synchronized with externally signals, VSYNC, HSYNC, and DOTCLK and input display data is written in synchronization with these signals according to the polarity of enable signal (DE).

Graphic RAM (GRAM)

GRAM is a graphic RAM to store display data. GRAM size is 172,800 bytes with 18 bits per pixel for a maximum 240(RGB) x320 dot graphic display.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the gamma correction register. ILI9340 can display maximum 262,144 colors.





Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels as GVDD, VGH, VGL and VCOM for driving TFT LCD panel.

Timing controller

The timing controller generates all the timing signals for display and GRAM access.

Oscillator

ILI9340 incorporates RC oscillator circuit and output a stable output frequency for operation.

Panel Driver Circuit

Liquid crystal display driver circuit consists of 720-output source driver (S1~S720), 320-output gate driver (G1~G320), and VCOM signal.





7. Function Description

7.1. MCU interfaces

ILI9340 provides the 8-/9-/16-/18-bit parallel system interface for 8080- I /8080- II series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] bits of 3Ah register.

7.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

IM3	IM2	IM1	IM0	MCU-Interface Mode		Pins in use
IIVI3	IIVIZ	IIVII	IIVIO	MCO-Interface Mode	Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0] ,WRX,RDX,CSX,D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0] ,WRX,RDX,CSX,D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0] ,WRX,RDX,CSX,D/CX
0	1	0	1	3-wire 9-bit data serial interface I	I SCL,SDA,CSX	
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX
1	0	0	0	8080 MCU 16-bit bus interface $ \mathrm{II} $	D[8:1]	D[17:10], D[8:1] , WRX,RDX,CSX,D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10], WRX,RDX,CSX,D/CX
1	0	1	0	8080 MCU 18-bit bus interface $ \mathbb{I} $	D[8:1]	D[17:0] , WRX,RDX,CSX,D/CX D
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10] [17:9], WRX,RDX,CSX,D/CX	
1	1	0	1	3-wire 9-bit data serial interface $ \mathbb{I} $	II SCL,SDI,SDO, CSX	
1	1	1	0	4-wire 8-bit data serial interface $ \mathbb{I} $	e II SCL,SDI,D/CX,SDO, CSX	





7.1.2. 8080- I Series Parallel Interface

ILI9340 can be accessed via 8-/9-/16-/18-bit MCU 8080- I series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The 8080- I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080- I Interface selection is done when IM3 pin is low state (VSS level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- I series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"	<u></u>	"H"	"L"	Write command code.
0	0	0	0	8080 MCU 8-bit bus interface T	"L"	"H"	\vdash	"H"	Read internal status.
0	0	0	0	0000 MOO 6-bit bus interface 1	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
0	•		_	8080 MCU 16-bit bus interface T	"L"	"H"		"H"	Read internal status.
0	0	0	1	0000 MOO 16-bit bus interface 1	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
0	•	_	•	8080 MCU 9-bit bus interface I	"L"	"H"	$ \vdash_{ } $	"H"	Read internal status.
0	0	1	0	0000 MCO 3-bit bus interface 1	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	$ \downarrow $	"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
				8080 MCU 18-bit bus interface T	"L"	"H"		"H"	Read internal status.
0	0	1	1	OUGO MOO TO-DIL DUS IIILEHIACE T	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.







7.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- I MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)











7.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- I MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.5. 8080- II Series Parallel Interface

ILI9340 can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip-select CSX (active low) is used to enable or disable ILI9340 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

ILI9340 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D [17:0] bits are commands.

The $8080-\Pi$ series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The $8080-\Pi$ Interface selection is done when IM3 pin is high state (VDDI level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080- $\rm II$ series parallel interface is shown as the table in the following.

IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	WRX	RDX	D/CX	Function
					"L"		"H"	"L"	Write command code.
	•	•	•	8080 MCU 16-bit bus interface Ⅱ	"L"	"H"		"H"	Read internal status.
1	0	0	0	8080 MCO 16-bit bus interface II	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	$ \vdash_{ } $	"H"	"L"	Write command code.
	•	•	_	8080 MCU 8-bit bus interface II	"L"	"H"		"H"	Read internal status.
1	0	0	1	0000 MICO 6-bit bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.
					"L"	ſ	"H"	"L"	Write command code.
	•		•	8080 MCU 18-bit bus interface Ⅱ	"L"	"H"	ſ	"H"	Read internal status.
1	0	1	0	8080 MCO 18-bit bus interface II	"L"	ſ	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſŢ	"H"	Reads parameter or display data.
					"L"	\vdash	"H"	"L"	Write command code.
				8080 MCU 9-bit bus interface Ⅱ	"L"	"H"		"H"	Read internal status.
1	0	1	1	OOOO MOO 3-DIL DUS IIILEITACE II	"L"	$ \downarrow $	"H"	"H"	Write parameter or display data.
					"L"	"H"	ſ	"H"	Reads parameter or display data.







7.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.

The following figure shows a write cycle for the 8080- II MCU interface.



Note: WRX is an unsynchronized signal (It can be stopped)











7.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.

The following figure shows the read cycle for the 8080- $\scriptstyle\rm II$ MCU interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.





7.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.


IM3	IM2	IM1	IM0	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface	"L"	'H/L"	ſ	Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface	"L"	-	ſ	Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface	"L"	'H/L"	ſ	Read/Write command, parameter or display data.

ILI9340 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and ILI9340. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.


7.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to ILI9340. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM (Memory write command), or command register as parameter.


Any instruction can be sent in any order to ILI9340 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.







Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by ILI9340 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.









7.1.10. Read Cycle Sequence


The read mode of interface means that the host reads register's parameter or display data from ILI9340. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. ILI9340 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

3-wire Serial Interface Protocol













4-wire Serial Interface Protocol

4-wire Serial Protocol (for RDID1/RDID2/RDID3/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh command: 8-bit read)




4-wire Serial Protocol (for RDDID command: 24-bit read)





ILI9340









7.1.11. Data Transfer Break and Recovery

If there is a break in data transmission by RESX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.




If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.




If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.





If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.






7.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then ILI9340 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters (if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:


- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter








7.1.13. Serial Interface Pause (3_wire)



7.1.14. Parallel Interface Pause








7.1.15. Data Transfer Mode

ILI9340 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.

7.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written.



7.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Start						Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command	 Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.





7.2. RGB Interface

7.2.1. RGB Interface Selection

ILI9340 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC, DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface.

ILI9340 supports several pixel formats that can be selected by DPI [2:0] bits of "Pixel Format Set (3Ah)" and RIM bit of RF6h command. The selection of a given interfaces is done by setting RCM [1:0] and DPI [2:0] as show in the following table.

RCM	l[1:0]	RIM	/ DPI[2:0]		:0]	RGB Interface Mode	RGB Mode	Used Pins			
1	0	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DE, DOTCLK,D[17:0]			
1	0	0	1	0	1	16-bit RGB interface (65K colors)	DE Mode	VSYNC, HSYNC, DE, DOTCLK, D[17:13] & D[11:1]			
1	0	1	1	1	0	6-bit RGB interface (262K colors)	Valid data is determined by the DE signal	VSYNC, HSYNC, DE, DOTCLK, D[5:0]			
1	0	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DE, DOTCLK, D[5:0]			
1	1	0	1	1	0	18-bit RGB interface (262K colors)		VSYNC, HSYNC, DOTCLK, D[17:0]			
1	1	0	1	0	1	16-bit RGB interface (65K colors)	SYNC Mode In SYNC mode, DE signal is ignored;	VSYNC, HSYNC, DOTCLK, D[17:13] & D[11:1]			
1	1	1	1	1	0	6-bit RGB interface (262K colors)	blanking porch is determined by B5h command.	VSYNC, HSYNC, DOTCLK, D[5:0]			
1	1	1	1	0	1	6-bit RGB interface (65K colors)		VSYNC, HSYNC, DOTCLK, D[5:0]			

16-bit data bus interface (D[17:13] & D[11:1] is used), DPI[2:0] = 101, and RIM=0

	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	

The LSB data of redblue color depends on the EPF[1:0] setting.

6-bit data bus interface (D[5:0] is used) , DPI[2:0] = 110 , and RIM=1

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
18bpp Frame Memory Write	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]

6-bit data bus interface (D[5:0] is used), DPI[2:0] = 101, and RIM=1

	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
16bpp Frame Memory Write	R[4]	R[3]	R[2]	R[1]	R[0]		G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]		

The LSB data of redblue color depends on the EPF[1:0] setting .

Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D [17:0] states when there is a rising edge of the DOTCLK. The DOTCLK cannot be used as continues internal






clock for other functions of the display module. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.



Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Back Porch(By pass mode)*	HBP(BP)		58	64	200	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line
Vertical Front Porch	VFP		3	4	-	Line

Note1: HBP setting need to 3 times in RGB 6/6/6 by pass mode. It can set HBP[0:8] in RB5h.





Typical values are setting example when used with panel resolution 240 x 320 (QVGA), clock frequency 6.35MHz and frame frequency about 70Hz.

Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.

Also make sure that

(Number of PCLK per 1 line) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV

Setting Example for Display Control Clock in RGB Interface Operation

Register Display operation using DPI is in synchronization with internal clock PCLKD which is generated by dividing DOTCLK.

PCDIV [5:0]: Number of DOTCLK during internal clock PCLKD's high / low period. In units of 1 clock.

PCDIV specifying DOTCLK's division ratio, are determined so that difference between PCLKD's frequency and internal oscillation clock 615KHz is the smallest. Set PCDIV follow the restriction (Number of PCLK in 1H) ≥ (Number of RTN clock) x Division ratio (DIV) x PCDIV.

<u>Setting Example:</u> To set frame frequency to 70Hz:

Internal Clock

```
Internal Oscillation Clock: 615KHz DIV[1:0] = 2'b0 (x 1/1) RTN[4:0] = 5'h1b (27 clocks) FP = 7'h2 (2 lines), BP = 7'h2 (2 lines), NL = 6'h27 (320 lines)
```

Frame Rate → 70.30Hz

DOTCLK

```
HSYNC = 10 CLK

HBP = 20 CLK

HFP=10 CLK

70Hz x (2 + 320 + 2) lines x (10 + 20 + 240 + 10) clocks = 6.35MHz

DOTCLK frequency = 6.35MHz


6.35 MHz / 615KHz = 10.32 Set PCDIV so that PCLK is divided by 10.

external fosc = 6.35 MHz / 10 = 635KHz

PCDIV = [ 6.35MHz / 635KHz) / 2 ] - 1 = 4

PCDIV[5:0] = 6'h04 (10 DOTCLK)
```










7.2.2. RGB Interface Timing

The timing chart of 18-/16-bit RGB interface mode is shown as below.



VLW : VSYNC Low Width HLW : HSYNC Low Width


DTST : Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:



VLW: VSYNC Low Width HLW: HSYNC Low Width

DTST: Data Transfer Startup Time

Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='1' of "Interface Mode Control (B0h)" command.


Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.




7.3. VSYNC Interface

ILI9340 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- I system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".




In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.









The VSYNC interface has the minimum speed limitation of writing data to the internal GRAM via the system interface, which are calculated from the following formula.

Internal clock frequency (fosc.) [Hz] = FrameFrequency x (DisplayLine (NL) + FrontPorch (VFP) + BackPorch (VBP)) x ClockCyclePerLines (RTN) x FrequencyFluctuation.

$$\textit{Minimum RAM write speed [Hz]} > \frac{240 \times \textit{DisplayLines(NL)}}{[\textit{BackPorch(VBP)} + \textit{DisplayLines(NL)} - \textit{margins]} \times \textit{Clocks per line} \times (1/\textit{fosc})}$$

Note: When the RAM write operation does not start from the falling edge of VSYNC, the time from the falling edge of VSYNC until the start of RAM write operation must also be taken into account.

An example of minimum GRAM writing speed and internal clock frequency in VSYNC interface mode is as below.

[Example]

Display size: 240 RGB × 320 lines Lines: 320 lines (NL = 100111)

Back porch: 2 lines (VBP = 0000010) Front porch: 2 lines (VFP = 0000010)

Frame frequency: 70 Hz Frequency fluctuation: 10%

Internal oscillator clock (fosc.) [Hz] = $70 \times [320+2+2] \times 27$ clocks $\times (1.1/0.9) = 748$ KHz






When calculate the internal clock frequency, the oscillator variation is needed to be taken into consideration. In the above example, the calculated internal clock frequency with ±10% margin variation is considered and ensures to complete the display operation within one VSYNC cycle. The causes of frequency variation come from fabrication process of LSI, room temperature, external resistors and VCI voltage variation.

Minimum speed for RAM writing [Hz] > $240 \times 320 \times 748 \text{K} / [(2 + 320 - 2) \text{lines} \times 27 \text{clocks}] = 6.65 \text{ MHz}$

The above theoretical value is calculated based on the premise that the ILI9340 starts to write data into the internal GRAM on the falling edge of VSYNC. There must at least be a margin of 2 lines between the physical display line and the GRAM line address where data writing operation is performed. The GRAM write speed of 6.65MHz or more will guarantee the completion of GRAM write operation before the ILI9340 starts to display the GRAM data on the screen and enable to rewrite the entire screen without flicker.

Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.







7.4. Color Depth Conversion Look Up Table

When ILI9340 operates in parallel 16-bit interface, the color depth conversion is done by look-up table and extend input data format to 18-bit. See the detailed for look-up table of color depth conversion.

R input (5-bit) 16-bit/pixel –mode 65,536 colors	R output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
00011	R ₀₃₅ R ₀₃₄ R ₀₃₃ R ₀₃₂ R ₀₃₁ R ₀₃₀	4
00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
01010	R ₁₀₅ R ₁₀₄ R ₁₀₃ R ₁₀₂ R ₁₀₁ R ₁₀₀	11
01011	R ₁₁₅ R ₁₁₄ R ₁₁₃ R ₁₁₂ R ₁₁₁ R ₁₁₀	12
01100	R ₁₂₅ R ₁₂₄ R ₁₂₃ R ₁₂₂ R ₁₂₁ R ₁₂₀	13
01101	R ₁₃₅ R ₁₃₄ R ₁₃₃ R ₁₃₂ R ₁₃₁ R ₁₃₀	14
01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
01111	R ₁₅₅ R ₁₅₄ R ₁₅₃ R ₁₅₂ R ₁₅₁ R ₁₅₀	16
10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
10001	R ₁₇₅ R ₁₇₄ R ₁₇₃ R ₁₇₂ R ₁₇₁ R ₁₇₀	18
10010	R ₁₈₅ R ₁₈₄ R ₁₈₃ R ₁₈₂ R ₁₈₁ R ₁₈₀	19
10011	R ₁₉₅ R ₁₉₄ R ₁₉₃ R ₁₉₂ R ₁₉₁ R ₁₉₀	20
10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
10101	R ₂₁₅ R ₂₁₄ R ₂₁₃ R ₂₁₂ R ₂₁₁ R ₂₁₀	22
10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30
11110	R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
11111	$R_{315}R_{314}R_{313}R_{312}R_{311}R_{310}$	32



G input (6-bit)	G output (6-bit)	
16-bit/pixel -mode	18-bit/pixel -mode	Command Code (0x2Dh)
65,536 colors	262,144 colors	RGBSET Parameter
000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
000001	$G_{015}G_{014}G_{013}G_{012}G_{011}G_{010}$	34
000010	$G_{025}G_{024}G_{023}G_{022}G_{021}G_{020}$	35
000011	$G_{035}G_{034}G_{033}G_{032}G_{031}G_{030}$	36
000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
000101	G ₀₅₅ G ₀₅₄ G ₀₅₃ G ₀₅₂ G ₀₅₁ G ₀₅₀	38
000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
000111	G ₀₇₅ G ₀₇₄ G ₀₇₃ G ₀₇₂ G ₀₇₁ G ₀₇₀	40
001000	G ₀₈₅ G ₀₈₄ G ₀₈₃ G ₀₈₂ G ₀₈₁ G ₀₈₀	41
001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
001010	G ₁₀₅ G ₁₀₄ G ₁₀₃ G ₁₀₂ G ₁₀₁ G ₁₀₀	43
001011	G ₁₁₅ G ₁₁₄ G ₁₁₃ G ₁₁₂ G ₁₁₁ G ₁₁₀	44
001100	G ₁₂₅ G ₁₂₄ G ₁₂₃ G ₁₂₂ G ₁₂₁ G ₁₂₀	45
001101	G ₁₃₅ G ₁₃₄ G ₁₃₃ G ₁₃₂ G ₁₃₁ G ₁₃₀	46
001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
001111	$G_{155}G_{154}G_{153}G_{152}G_{151}G_{150}$	48
010000	G ₁₆₅ G ₁₆₄ G ₁₆₃ G ₁₆₂ G ₁₆₁ G ₁₆₀	49
010001	G ₁₇₅ G ₁₇₄ G ₁₇₃ G ₁₇₂ G ₁₇₁ G ₁₇₀	50
010010	G ₁₈₅ G ₁₈₄ G ₁₈₃ G ₁₈₂ G ₁₈₁ G ₁₈₀	51
010011	$G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	52
010100	G ₂₀₅ G ₂₀₄ G ₂₀₃ G ₂₀₂ G ₂₀₁ G ₂₀₀	53
010101	$G_{215} G_{214} G_{213} G_{212} G_{211} G_{210}$	54
010110	G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀	55
010111	G ₂₃₅ G ₂₃₄ G ₂₃₃ G ₂₃₂ G ₂₃₁ G ₂₃₀	56
011000	$G_{245}G_{244}G_{243}G_{242}G_{241}G_{240}$	57
011001	G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀	58
011010	G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀	59
011011	$G_{275} G_{274} G_{273} G_{272} G_{271} G_{270}$	60
011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
011101	$G_{295} G_{294} G_{293} G_{292} G_{291} G_{290}$	62
011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
011111	$G_{315}G_{314}G_{313}G_{312}G_{311}G_{310}$	64
100000	$G_{325}G_{324}G_{323}G_{322}G_{321}G_{320}$	65
100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66





G input (6-bit) 16-bit/pixel –mode 65,536 colors	G output (6-bit) 18-bit/pixel –mode 262,144 colors	Command Code (0x2Dh) RGBSET Parameter
100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
100011	$G_{355}G_{354}G_{353}G_{352}G_{351}G_{350}$	68
100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
100101	$G_{375}G_{374}G_{373}G_{372}G_{371}G_{370}$	70
100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
101101	G ₄₅₅ G ₄₅₄ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
110010	G ₅₀₅ G ₅₀₄ G ₅₀₃ G ₅₀₂ G ₅₀₁ G ₅₀₀	83
110011	$G_{515} G_{514} G_{513} G_{512} G_{511} G_{510}$	84
110100	$G_{525} G_{524} G_{523} G_{522} G_{521} G_{520}$	85
110101	$G_{535}G_{534}G_{533}G_{532}G_{531}G_{530}$	86
110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
111011	G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀	92
111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
111101	$G_{615}G_{614}G_{613}G_{612}G_{611}G_{610}$	94
111110	$G_{625}G_{624}G_{623}G_{622}G_{621}G_{620}$	95
111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96




B input (5-bit) 16-bit/pixel -mode	B output (6-bit) 18-bit/pixel –mode	Command Code (0x2Dh)
65,536 colors	262,144 colors	RGBSET Parameter
00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
00001	B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	98
00010	B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	99
00011	B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	100
00100	B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	101
00101	B ₀₅₅ B ₀₅₄ B ₀₅₃ B ₀₅₂ B ₀₅₁ B ₀₅₀	102
00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
00111	B ₀₇₅ B ₀₇₄ B ₀₇₃ B ₀₇₂ B ₀₇₁ B ₀₇₀	104
01000	B ₀₈₅ B ₀₈₄ B ₀₈₃ B ₀₈₂ B ₀₈₁ B ₀₈₀	105
01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
01010	B ₁₀₅ B ₁₀₄ B ₁₀₃ B ₁₀₂ B ₁₀₁ B ₁₀₀	107
01011	B ₁₁₅ B ₁₁₄ B ₁₁₃ B ₁₁₂ B ₁₁₁ B ₁₁₀	108
01100	B ₁₂₅ B ₁₂₄ B ₁₂₃ B ₁₂₂ B ₁₂₁ B ₁₂₀	109
01101	B ₁₃₅ B ₁₃₄ B ₁₃₃ B ₁₃₂ B ₁₃₁ B ₁₃₀	110
01110	B ₁₄₅ B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	111
01111	B ₁₅₅ B ₁₅₄ B ₁₅₃ B ₁₅₂ B ₁₅₁ B ₁₅₀	112
10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
10001	B ₁₇₅ B ₁₇₄ B ₁₇₃ B ₁₇₂ B ₁₇₁ B ₁₇₀	114
10010	B ₁₈₅ B ₁₈₄ B ₁₈₃ B ₁₈₂ B ₁₈₁ B ₁₈₀	115
10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
10101	B ₂₁₅ B ₂₁₄ B ₂₁₃ B ₂₁₂ B ₂₁₁ B ₂₁₀	118
10110	B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	119
10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
11111	B ₃₁₅ B ₃₁₄ B ₃₁₃ B ₃₁₂ B ₃₁₁ B ₃₁₀	128





7.5. Display Data RAM (DDRAM)

ILI9340 has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.










7.6. Display Data Format

ILI9340 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].

7.6.1. 3-line Serial Interface


The 3-line/9-bit serial bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0101" for serial interface I or IM [3:0] to "1101" for serial interface II. The shown figure is the example of 3-line SPI interface.



In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.


- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.






- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care Can be set "0" or "1".





Note 1: '-'= Don't care -Can be set "0" or "1".








7.6.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0110" for serial interface I or IM [3:0] to "1110" for serial interface II. The shown figure is the example of 4-line SPI interface.




In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.








- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".


18 bit/pixel color order (R:6-bit, G:6-bit, B:6-bit), 262,144 colors



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".



Read data through 4-line SPI mode



Note 1: '-'= Don't care - Can be set "0" or "1".








7.6.3. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of ILI9340 can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D7	C7	0R5	0G5	0B5	 239R5	239G5	
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	 239R3	239G3	
D4	C4	0R2	0G2	0B2	 239R2	239G2	
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	 239R0	239G0	
D1	C1						
D0	C0						





The 8080- Π system 8-bit parallel bus interface of ILI9340 can be used by settings as IM [3:0] ="1000". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	 238R0		239R0	
D12	C2	0G5	0B2	1G5	1B2	 238G5		239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".


Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7	0R5	0G5	0B5	 239R5	239G5	
D16	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D15	C5	0R3	0G3	0B3	 239R3	239G3	
D14	C4	0R2	0G2	0B2	 239R2	239G2	
D13	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D12	C2	0R0	0G0	0B0	 239R0	239G0	
D11	C1						
D10	C0						





7.6.4. 9-bit Parallel MCU Interface

The 8080- I system 9-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

	` '	,	' '		,			9	
Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8									
D7	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	239B3
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3		1G3	1B0	 238G3		239G3	

262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"


Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D8		0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D7	C7	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D5	C5	0R2		1R2	1B5	 238R2		239R2	
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	C3	0R0		1R0	1B3	 238R0		239R0	
D2	C2	0G5		1G5	1B2	 238G5		239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0





MDT[1:0]="01"

Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D8							
D7	C7	0R5	0G5		 239R5	239G5	239B5
D6	C6	0R4	0G4	0B4	 239R4	239G4	239B4
D5	C5	0R3	0G3		 239R3	239G3	239B3
D4	C4	0R2	0G2		 239R2	239G2	239B2
D3	C3	0R1	0G1	0B1	 239R1	239G1	239B1
D2	C2	0R0	0G0		 239R0	239G0	239B0
D1	C1						
D0	C0						



65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "101".

•		,			-			•	
Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7								
D16	C6	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D15	C5	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D14	C4	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0		239R0	239B3
D11	C1	0G5		1G5	1B2	 238G5		239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3		1G3	1B0	 238G3		239G3	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	4	 478	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D14	C4	0R2		1R2	1B5	 238R2		239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0		1R0	1B3	 238R0		239R0	239B3
D11	C1	0G5		1G5	1B2	 238G5		239G5	
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

MDT[1:0]="01"


Count	0	1	2	3	 718	719	720
D/CX	0	1	1	1	 1	1	1
D17	C7						
D16	C6	0R5	0G5	0B5	 239R5	239G5	
D15	C5	0R4	0G4	0B4	 239R4	239G4	239B4
D14	C4	0R3	0G3	0B3	 239R3	239G3	
D13	C3	0R2	0G2	0B2	 239R2	239G2	
D12	C2	0R1	0G1	0B1	 239R1	239G1	239B1
D11	C1	0R0	0G0	0B0	 239R0	239G0	
D10	C0						
D9							





7.6.5. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM[3:0] to "0001". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4		237B4	238B4	239B4
D3	C3	0B3	1B3				239B3
D2	C2	0B2	1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D15		0R5		1G5	 238R5		239G5
D14		0R4		1G4	 238R4	238B4	239G4
D13		0R3		1G3	 238R3		239G3
D12		0R2		1G2	 238R2		239G2
D11		0R1	0B1	1G1	 238R1	238B1	239G1
D10		0R0		1G0	 238R0		239G0
D9							
D8							
D7	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D1	C1						
D0	C0						

MDT[1:0]="01"

[]									
Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5		1R5	1B5	 238R5		239R5	239B5
D14		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D13		0R3		1R3	1B3	 238R3		239R3	
D12		0R2		1R2	1B2	 238R2		239R2	239B2
D11		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D10		0R0		1R0	1B0	 238R0		239R0	239B0
D9									
D8									
D7	C7	0G5		1G5		 238G5		239G5	
D6	C6	0G4		1G4		 238G4		239G4	
D5	C5	0G3		1G3		 238G3		239G3	
D4	C4	0G2		1G2		 238G2		239G2	
D3	C3	0G1		1G1		 238G1		239G1	
D2	C2	0G0		1G0		 238G0		239G0	
D1	C1								
D0	C0								





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D14		0R4		1R4	1B0	 238R4		239R4	239B0
D13		0R3		1R3		 238R3		239R3	
D12		0R2		1R2		 238R2		239R2	
D11		0R1		1R1		 238R1		239R1	
D10		0R0		1R0		 238R0		239R0	
D9		0G5		1G5		 238G5		239G5	
D8		0G4		1G4		 238G4		239G4	
D7	C7	0G3		1G3		 238G3		239G3	
D6	C6	0G2		1G2		 238G2		239G2	
D5	C5	0G1		1G1		 238G1		239G1	
D4	C4	0G0		1G0		 238G0		239G0	
D3	C3			1B5				239B5	
D2	C2	0B4		1B4		 238B4		239B4	
D1	C1			1B3				239B3	
D0	C0	0B2		1B2		 238B2		239B2	


MDT[1:0]="11"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D15			0R3		1R3		238R3		239R3
D14			0R2		1R2		238R2		239R2
D13			0R1		1R1		238R1		239R1
D12			0R0		1R0		238R0		239R0
D11			0G5		1G5		238G5		239G5
D10			0G4		1G4		238G4		239G4
D9			0G3		1G3		238G3		239G3
D8			0G2		1G2		238G2		239G2
D7	C7		0G1		1G1		238G1		239G1
D6	C6		0G0		1G0		238G0		239G0
D5	C5				1B5				239B5
D4	C4		0B4		1B4		238B4		239B4
D3	C3				1B3				239B3
D2	C2				1B2				239B2
D1	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





The 8080- Π system 16-bit parallel bus interface of ILI9340 can be selected by settings IM [3:0] ="1001". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R4	1R4	2R4	 237R4	238R4	239R4
D16		0R3	1R3	2R3	 237R3	238R3	239R3
D15		0R2	1R2	2R2	 237R2	238R2	239R2
D14		0R1	1R1	2R1	 237R1	238R1	239R1
D13		0R0	1R0	2R0	 237R0	238R0	239R0
D12		0G5	1G5	2G5	 237G5	238G5	239G5
D11		0G4	1G4	2G4	 237G4	238G4	239G4
D10		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	237B4	238B4	239B4
D4	C3	0B3	1B3				239B3
D3	C2	0B2	1B2				239B2
D2	C1	0B1	1B1	2B1	237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	 237B0	238B0	239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

MDT[1:0]="00"

Count	0	1	2	3	 358	359	360
D/CX	0	1	1	1	 1	1	1
D17		0R5		1G5	 238R5		239G5
D16		0R4	0B4	1G4	 238R4	238B4	239G4
D15		0R3		1G3	 238R3		239G3
D14		0R2		1G2	 238R2		239G2
D13		0R1	0B1	1G1	 238R1	238B1	239G1
D12		0R0		1G0	 238R0		239G0
D11							
D10							
D8	C7	0G5	1R5	1B5	 238G5	239R5	239B5
D7	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D6	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D5	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D4	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D3	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D2	C1						
D1	C0						

MDT[1:0]="01"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5		1R5	1B5	 238R5		239R5	239B5
D16		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D15		0R3		1R3	1B3	 238R3		239R3	239B3
D14		0R2		1R2	1B2	 238R2		239R2	
D13		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D12		0R0		1R0	1B0	 238R0		239R0	239B0
D11									
D10									
D8	C7	0G5		1G5		 238G5		239G5	
D7	C6	0G4		1G4		 238G4		239G4	
D6	C5	0G3		1G3		 238G3		239G3	
D5	C4	0G2		1G2		 238G2		239G2	
D4	C3	0G1		1G1		 238G1		239G1	
D3	C2	0G0		1G0		 238G0		239G0	
D2	C1								
D1	C0								





MDT[1:0]="10"

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D16		0R4		1R4	1B0	 238R4		239R4	239B0
D15		0R3		1R3		 238R3		239R3	
D14		0R2		1R2		 238R2		239R2	
D13		0R1		1R1		 238R1		239R1	
D12		0R0		1R0		 238R0		239R0	
D11		0G5		1G5		 238G5		239G5	
D10		0G4		1G4		 238G4		239G4	
D8	C7	0G3		1G3		 238G3		239G3	
D7	C6	0G2		1G2		 238G2		239G2	
D6	C5	0G1		1G1		 238G1		239G1	
D5	C4	0G0		1G0		 238G0		239G0	
D4	C3			1B5				239B5	
D3	C2			1B4				239B4	
D2	C1			1B3				239B3	
D1	C0	0B2		1B2		 238B2		239B2	

MDT[1:0]="11"


Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1			1	1	1
D17			0R3		1R3		238R3		239R3
D16			0R2		1R2		238R2		239R2
D15			0R1		1R1		238R1		239R1
D14			0R0		1R0		238R0		239R0
D13			0G5		1G5		238G5		239G5
D12			0G4		1G4		238G4		239G4
D11			0G3		1G3		238G3		239G3
D10			0G2		1G2		238G2		239G2
D8	C7		0G1		1G1		238G1		239G1
D7	C6		0G0		1G0		238G0		239G0
D6	C5				1B5				239B5
D5	C4		0B4		1B4		238B4		239B4
D4	C3				1B3				239B3
D3	C2				1B2				239B2
D2	C1	0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0





7.6.6. 18-bit Parallel MCU Interface

The 8080- I system 18-bit parallel bus interface of ILI9340 can be selected by setting hardware pin IM[3:0] to "0011". The following shown figure is the example of interface with 8080- I MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3				239B3
D2	C2		1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0		1B0				239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)


One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8		0G2	1G2	2G2	 237G2	238G2	239G2
D7	C7	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C5		1B5				239B5
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3		1B3				239B3
D2	C2		1B2				239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0		1B0				239B0





The 8080- Π system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1011". The following shown figure is the example of interface with 8080- Π MCU system interface.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

	'	o, and pray data	,		-	3	
Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8	C7	0G3	1G3	2G3	 237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C3		1B4		237B4	238B4	239B4
D3	C2		1B3				239B3
D2	C1		1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0				239B0





262K color: 18-bit/pixel (RGB 6-6-6 bits input)

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8	C7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4		1B5				239B5
D4	C3	0B4	1B4		237B4	238B4	239B4
D3	C2		1B3				239B3
D2	C1		1B2				239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0			1B0				239B0









7.6.7. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the DPI [2:0] bit to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

65K color: 16-bit/pixel (RGB 5-6-5 bits input)



262K color: 18-bit/pixel (RGB 6-6-6 bits input)




ILI9340 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



ILI9340









7.6.8. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D [17:13] & D [11:1]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:13] and D [11:1] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface.



7.6.9. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D [17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.







8. Command

8.1. Command List

Regulative Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
No Operation	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
Software Reset	0	1	†	XX	0	0	0	0	0	0	0	1	01h
	0	1	1	XX	0	0	0	0	0	1	0	0	04h
B 181 1 11 115 11	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Χ	XX
Read Display Identification	1	↑	1	XX				ID1 [7:0]				XX
Information	1	1	1	XX				ID2 [7:0]				XX
	1	1	1	XX				ID3 [7:0]				XX
	0	1	1	XX	0	0	0	0	1	0	0	1	09h
	1	1	1	XX	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	XX
Read Display Status	1	1	1	XX		1	D	[31:25]	1			Χ	00
ricad Display Claids	1	1	1	XX	Х		D [22:20			D [19	9:16]		61
	1	1	1	XX	Х	Χ	Х	Χ	Χ		D [10:8]	1	00
	1	1	1	XX		D [7:5]	1	Х	Х	Х	Х	Χ	00
	0	1	1	XX	0	0	0	0	1	0	1	0	0Ah
Read Display Power Mode	1	1	1	XX	Х	Х	Χ	Χ	Х	Х	Х	Х	XX
	1	1	1	XX			D [7		_		0	0	08
	0	1	1	XX	0	0	0	0	1	0	1	1	0Bh
Read Display MADCTL	1	1	1	XX	Х	Х	Χ	X	Х	Х	X	X	XX
	1	1	1	XX		l .	D [7		Ι.		0	0	00
Deed Disales Bird Ferman	0	1	1	XX	0	0	0	0	1	1	0	0	0Ch
Read Display Pixel Format	1	1	1	XX	X	Х	X	Х	X	Х	X	Х	XX
	1	1	1	XX	RIM		DPI [2:0]		X		DBI [2:0]		06
Road Diaplay Imaga Format	1	1	1	XX	0 X	0 X	0 X	0 X	1 X	1 X	0 X	1 X	0Dh XX
Read Display Image Format	1	1	1	XX	X	X	X	X	X	^	D [2:0]	^	00
	0	1		XX	0	0	0	0	1	1	1	0	0Eh
Read Display Signal Mode	1	<u>'</u>	1	XX	X	X	X	X	X	X	X	X	XX
rioda 2.opia, eigna inece	1	<u> </u>	1	XX			D [7		, ,	, ,	0	0	00
	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
Read Display Self-Diagnostic	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
Result	1	1	1	XX	D [7		Х	Х	Х	Х	Х	Χ	00
Enter Sleep Mode	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	↑	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	1	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Gamma Set	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Gaillina Got	1	1	1	XX		1	T	GC [7:0]	T	1	1	01
Display OFF	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	1	XX	0	0	1	0	1	0	0	1	29h
	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
	1	1	1	XX				SC [1					XX
Column Address Set	1	1	1	XX				SC [7					XX
	1	1	1	XX				EC [1					XX
	1	1	1	XX				EC [7					XX
	0	1	1	XX	0	0	1	0	T-01	0	1	1	2Bh
Dago Addrago Cot	1	1	1	XX				SP [1					XX
Page Address Set	1	1		XX				SP [7					XX
	1	1		XX				EP [1					XX
	1	1	1	XX]			EP [7	/ :UJ				XX





Memory Write			1		ı	1		1				1		1
1	Memory Write		1		XX	0	0			1	1	0	0	2Ch
1	·			-						1		1		
Color SET 1				_		0	0	1			1	0	1	
Color SET 1			1											
1			1											
1			1											
1	Color SET	1	1	1										
1	20.0.	1	1	1										
1		1	1	1										XX
1		1	1	1	XX				B(00 [5:0]				XX
Memory Read		1	1	1					Br	ın [5:0]				XX
Memory Read		1	1	1					B	31 [5:0]		1		
1		0	1	1	XX									2Eh
Partial Area O	Memory Read	1	1	1	XX	Х	Χ	Χ	Χ	Х	Χ	X	Χ	XX
Partial Area 1		1	1	1		1	1	D	[17:0]	1	1	1		XX
Partial Area 1		0	1	1	XX	0	0	1	1	0	0	0	0	30h
1		1	1	1	XX				SF	R [15:8]				00
1	Partial Area	1	1	1	XX				S	R [7:0]				00
Vertical Scrolling Definition 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 38if 00 1		1	1	1	XX				EF	? [15:8]				01
Vertical Scrolling Definition 1		1	1	1	XX		1	1	Е	R [7:0]	1	1		3F
Vertical Scrolling Definition 1 <th< td=""><td></td><td>0</td><td>1</td><td>1</td><td>XX</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>33h</td></th<>		0	1	1	XX	0	0	1	1	0	0	1	1	33h
Vertical Scrolling Definition		1	1	1	XX				TF	A [15:8]				00
1		1	1	1	XX				TF	A [7:0]				00
1	Vertical Scrolling Definition	1	1	1	XX	(X VSA [15:8]							01	
1		1	1	1	XX				VS	SA [7:0]				40
Tearing Effect Line OFF Tearing Effect Line ON		1	1	1	XX				BF	A [15:8]				00
Tearing Effect Line ON		1	1	1	XX		1		BF	A [7:0]				00
Tearing Effect Line ON	Tearing Effect Line OFF	0	1	1	XX	0	0	1	1	0	1	0	0	34h
Nemory Access Control	Tooring Effect Line ON	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Memory Access Control 1	realing Lifect Life ON	1	1	1	XX	Х	Χ	Χ	Χ	Х	Χ	X	М	00
/ertical Scrolling Start Address	Mamary Assass Control	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Vertical Scrolling Start Address	Memory Access Control	1	1	1	XX	MY	MX	MV	ML	BGR	MH	Х	Χ	00
1		0	1	1	XX	0	0	1	1	0	1	1	1	37h
Idle Mode OFF	Vertical Scrolling Start Address	1	1	1	XX				VS	P [15:8]				00
Idle Mode ON		1	1	1	XX				VS	SP [7:0]				00
Pixel Format Set 0 1 ↑ XX 0 0 1 1 1 0 1 0 3AI Write Memory Continue 0 1 ↑ XX 0 0 1 1 1 1 0 0 3CI Read Memory Continue 1 ↑ XX 0 0 1 1 1 1 1 0 0 3CI Read Memory Continue 1 ↑ 1 XX 0 0 1 1 1 1 1 0 3CI	Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Pixel Format Set	Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Write Memory Continue 1 1 ↑ XX X DPI [2:0] X DBI [2:0] 66 Write Memory Continue 0 1 ↑ XX 0 0 1 1 1 1 0 0 3CI Read Memory Continue 1 ↑ 1 XX X </td <td>Divisi Farment Cat</td> <td>0</td> <td>1</td> <td>1</td> <td>XX</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>3Ah</td>	Divisi Farment Cat	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
The first place The first	Pixel Format Set	1	1	1	XX	Х		DPI [2:0]		Х		DBI [2:0]	66
Note	Maita Managara Cantinus	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Read Memory Continue 1 ↑ 1 XX X	write Memory Continue	1	1	1				D	[17:0]					XX
D [17:0] XX 0 1 ↑ XX 0 1 0 0 0 1 0 0 44th Set Tear Scanline 1 1 ↑ XX X <td></td> <td>0</td> <td>1</td> <td>1</td> <td>XX</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>3Eh</td>		0	1	1	XX	0	0	1	1	1	1	1	0	3Eh
Set Tear Scanline 0 1 ↑ XX 0 1 0 0 0 1 0 0 444 1 1 ↑ XX X	Read Memory Continue	1	1	1	XX	Х	Χ	Х	Χ	Х	Χ	Х	Х	XX
Set Tear Scanline 0 1 ↑ XX 0 1 0 0 0 1 0 0 444 1 1 ↑ XX X		1	1	1				D	[17:0]					XX
Set Tear Scanline 1 1 ↑ XX X		0	1		XX	0	1			0	1	0	0	44h
Get Scanline 1 1 ↑ XX STS [7:0] 00 1 ↑ ↑ XX 0 1 0 0 0 1 0 1 45h 1 ↑ 1 XX X	Set Tear Scanline		1	1										00
Get Scanline 0 1 ↑ XX 0 1 0 0 0 1 0 1 45f 1 ↑ 1 XX X			1	1										00
Get Scanline 1 ↑ 1 XX X		0	1	1		0	1	0			1	0	1	45h
1	0.10			1										XX
1 ↑ 1 XX GTS [7:0] 00 Write Display Brightness	Get Scanline		1											00
Write Display Brightness 0 1 ↑ XX 0 1 0 1 0 0 1 51			1							•		<u> </u>		00
Write Display Brightness	W 5		1			0	1	0			0	0	1	51h
10.0 ווועסט איז און די	Write Display Brightness	1	1	1	XX				DE	3V [7:0]		•		00



	0	1	1	XX	0	1	0	1	0	0	1	0	52h
Read Display Brightness	1	1	1	XX	Х	Х	Х	Х	Χ	Х	Х	Х	XX
	1	1	1	XX			,	DBV	[7:0]				00
Write CTDL Display	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Write CTRL Display	1	1	1	XX	Х	Χ	BCTRL	Χ	DD	BL	Х	Х	00
	0	1	1	XX	0	1	0	1	0	1	0	0	54h
Read CTRL Display	1	1	1	XX	Χ	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX	Χ	Χ	BCTRL	Χ	DD	BL	Х	Χ	00
Write Content Adaptive	0	1	1	XX	0	1	0	1	0	1	0	1	55h
Brightness Control	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	0 [1:0]	00
Dood Content Adentive	0	1	↑	XX	0	1	0	1	0	1	1	0	56h
Read Content Adaptive Brightness Control	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
2.19.11.1000 00111.101	1	1	1	XX	Χ	Χ	Х	Χ	Х	Х	0 [1:0]	00
Write CABC Minimum	0	1	1	XX	0	1	0	1	1	1	1	0	5Eh
Brightness	1	1	1	XX				CME	[7:0]				00
Read CABC Minimum	0	1	1	XX	0	1	0	1	0	1	1	1	5Fh
Brightness	1	1	1	XX	Х	Χ	Х	Χ	Χ	X	Х	Х	XX
	1	1	1	XX				CME	[7:0]				00
	0	1	↑	XX	1	1	0	1	1	0	1	0	DAh
Read ID1	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Х	Χ	XX
	1	1	1	XX			Modu	ıle's Maı	nufactur	e [7:0]			XX
	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
Read ID2	1	1	1	XX	Х	Х	X	Х	Х	Х	Χ	Χ	XX
	1	1	1	XX			LCD Mo	dule / Di	river Ver	sion [7:0)]		XX
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Χ	Х	Χ	Χ	Х	Χ	Χ	XX
	1	1	1	XX			LCD N	Module /	Driver I	D [7:0]			XX

Extended Command Set													
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	Hex
RGB Interface	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Signal Control	1	1	1	XX	ByPass_MODE	RCM	[1:0]	Χ	VSPL	HSPL	DPL	EPL	40
Frame Control	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
(In Normal Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Х	DIVA	[1:0]	00
(III Normal Mode)	1	1	1	XX	Х	Χ	Χ		R	TNA [4:0	0]		1B
Frame Control	0	1	1	XX	1	0	1	1	0	0	1	0	B2h
(In Idle Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Χ	DIVE	[1:0]	00
(III lule Mode)	1	1	1	XX	Х	Χ	Χ		R	TNB [4:0	0]		1B
Frame Control	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
(In Partial Mode)	1	1	1	XX	Х	Χ	Χ	Χ	Х	Χ	DIVC	[1:0]	00
(III Fartial Mode)	1	1	1	XX	Х	Χ	Χ		R	TNC [4:0	0]		1B
	0	1	1	XX	1	0	1	1	0	1	0	0	B4h
Display Inversion Control	1	1	1	XX	Х	Χ	Χ	Χ	Х	NLA	NLB	NLC	02
	1	1	1	XX	Х	Χ			NW	[5:0]			00
	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
	1	1	1	XX	0				VFP [6:	0]			02
Blanking Porch Control	1	1	1	XX	0				VBP [6:	0]			02
	1	1	1	XX	0	0	0			HFP [4:0]		0A
	1	1	↑	XX	0	0	0		l	HBP [4:0)]		14





	0	1	↑	XX	1	0	1	1	0	1	1	0	B6h
	1	1		XX	X	X	X	X		i [1:0]		[1:0]	0A
Display Function Control	1	1	1	XX	REV	GS	SS	SM			SC [3:0]	,	82
. ,	1	1	1	XX	Х	Х		•		NL [5:0]			27
	1	1	1	XX	Х	Х				CDIV [5:	0]		XX
Forton Marila Oat	0	1	↑	XX	1	0	1	1	0	1	1	1	B7
Entry Mode Set	1	1	↑	XX	Х	Х	Х	Х	Χ	GON	DTE	GAS	07
	0	1		XX	1	0	1	1	1	0	0	0	B8
Backlight Control 1	1	1	↑	XX	Х	Х	Χ	Χ	Χ	Х	Х	Х	ХХ
	1	1	1	XX	Х	Х	Χ	Х		T⊦	I_UI [3:0]		04
	0	1	↑	XX	1	0	1	1	1	0	0	1	B9
Backlight Control 2	1	1	1	XX	Х	Х	Χ	Χ	Χ	X	X	Х	X>
	1	1	1	XX		TH_MV	[3:0]	1		TH	_ST [3:0]	1	B8
	0	1	1	XX	1	0	1	1	1	0	1	0	BA
Backlight Control 3	1	1	1	XX	Х	Х	Χ	Х	Χ	X	X	X	XX
	1	1	1	XX	Х	Х	Χ	Х		DT	H_UI [3:0]	1	04
	0	1	1	XX	1	0	1	1	1	0	1	1	BB
Backlight Control 4	1	1	1	XX	Х	Х	Χ	X	Х	Х	X	X	XX
	1	1	1	XX		DTH_M\	/ [3:0]	ı		DTI	1_ST [3:0]	ı	C9
	0	1	1	XX	1	0	1	1	1	1	0	0	BCI
Backlight Control 5	1	1		XX	Х	Х	Χ	Х	Х	Х	Х	Х	XX
	1	1	1	XX		DIM2 [ı	Х		DIM1 [2:		44
Backlight Control 7	0	1	<u></u>	XX	1	0	1	1	1	1	1	0	BEI
	1	1		XX		1	1		_DIV [7		1	I .	0F
Backlight Control 8	0	1	1	XX	1	0	1	1	1	1	1	1	BFI
	1	1	<u></u>	XX	X	X	X	X	X	LEDONR	LEDONPOL		00
D 0 1 14	0	1	Î	XX	1	1	0	0	0	0	0	0	COL
Power Control 1	1	1	<u> </u>	XX	X	X			·	/RH [5:0			26
	1	1	<u> </u>	XX	X	X	X	X			/C [3:0]		00
Power Control 2	1	1		XX	1 X	1 X	0	0 X	0	0	0	1	C11
Dower Central 2		1	<u> </u>	XX			X 0	0	_		3T [3:0] 1	0	
Power Control 3	<u>0</u> 1	1	<u> </u>	XX	1	1	_		0	0	· ·	0	C2l B2
(For Normal Mode) Power Control 4	0	1		XX	1	1	CA1 [2 0	0	0	0	DCA0 [2:	1	C3l
(For Idle Mode)	1	1		XX	1	-	CB1 [2	·	0	0	DCB0 [2:	I	B2
Power Control 5	0	1	<u> </u>	XX	1	1	0	0	0	1	0	0	C4l
(For Partial Mode)	1	1	^	XX	1		CC1 [2		0	'	DCC0 [2:		B2
(1 of 1 artial Wode)	0	1	<u></u>	XX	1	1	0	0	0	1	0	1	C5I
VCOM Control 1	1	1	<u> </u>	XX	X	·			VMH	l		<u> </u>	31
	1	1	1	XX	X				VML				3C
	0	1	1	XX	1	1	0	0	0	1	1	1	C71
VCOM Control 2	1	1	1	XX	nVM				VMF	l			CO
	0	1	1	XX	1	1	0	1	0	0	0	0	DOI
NV Memory Write	1	1	1	XX	Х	Х	Х	Х	Х		GM_ADR		00
•	1	1	1	XX				•	DATA [_	L -,	ХХ
	0	1	1	XX	1	1	0	1	0	0	0	1	D1
AN/A/ B :	1	1	1	XX		•	•	KE,	/ [23:16	l			55
NV Memory Protection Key	1	1	1	XX					Y [15:8				AA
	1	1	1	XX					Y [7:0]				66
	0	1	1	XX	1	1	0	1	0	0	1	0	D2
AN/A4 6: : 5 :	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
NV Memory Status Read	1	1	1	XX	Х		_CNT	•	Х		D1_CNT [XX
	1	↑	1	XX	BUSY		CNT		Х		D3_CNT [ХΧ



	1 -				1 .		_	Ι.	_				
	0	Î	1	XX	1	1	0	1	0	0	1	1	D3h
	1	1	1	XX	Х	Х	Х	Х	Х	Χ	Х	Х	XX
Read ID4	1	1	1	XX	Х	Х	Х	Х	Х	Χ	Х	Х	XX
	1	1	1	XX	X	X	X	X	X	X	X	X	XX
	1	1	1	XX	0	1	0	0	0	0	0	0	40
	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
	1	1	1	XX	Х	X	Х	Χ			0 [3:0]		0F
	1	1	1	XX	Х	Х			VP1 [5	:0]			22
	1	1	1	XX	Х	X		ı	VP2 [5	:0]			1F
	1	1	1	XX	Х	X	X	Х			4 [3:0]		0A
	1	1	1	XX	Х	Х	Х		V	P6 [4	:0]		0E
	1	1	1	XX	Х	Х	X	Χ		VP	13 [3:0]		06
Positive Gamma	1	1	1	XX	X			V	P20 [6:0]				4D
Correction	1	1	1	XX		VP36	[3:0]			VP	27 [3:0]		76
	1	1	1	XX	Х			V	P43 [6:0]				3B
	1	1	1	XX	Х	Χ	Х	Χ		VP:	50 [3:0]		03
	1	1	1	XX	X	Х	Х		VF	P57 [4	4:0]		0E
	1	1	1	XX	X	X	X	Χ		VP:	59 [3:0]		04
	1	1	1	XX	Х	X			VP61 [5	5:0]			13
	1	1	1	XX	Х	X			VP62 [5	5:0]			0E
	1	1	1	XX	Х	Χ	Х	Χ		VP	63 [3:0]		0C
	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
	1	1	1	XX	X	Χ	Х	Χ		۷N	l0 [4:0]		0C
	1	1	1	XX	Х	Χ			VN1 [5	:0]			23
	1	1	1	XX	Х	Χ			VN2 [5:0]			26
	1	1	1	XX	Х	Χ	Х	Χ		۷N	l4 [3:0]		04
	1	1	1	XX	Х	Х	Х		V	N6 [4	i:0]		10
	1	1	1	XX	Х	Х	Х	Х		VN	13 [3:0]		04
Negative Gamma	1	1	1	XX	Х			VI	N20 [6:0]				39
CorrectionE	1	1	1	XX		VN36	[3:0]			VN	27 [3:0]		24
	1	1	1	XX	Х			VI	N43 [6:0]				4B
	1	1	1	XX	Х	Х	Х	Х		VN:	50 [3:0]		03
	1	1	1	XX	Х	Х	Х		1V	N57 [4	4:0]		0B
	1	1	1	XX	Х	Х	Х	Χ		VN:	59 [3:0]		0B
	1	1	1	XX	Х	Х			VN61 [33
	1	1	1	XX	Х	Х			VN62 [5:0]			37
	1	1	1	XX	Х	Х	Х	Χ			63 [4:0		0F
Digital Gamma Control 1	0	1	1	XX	1	1	1	0	0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCA0	[3:0]			ВС	A0 [3:0]	•	XX
:	1	1	1	XX		RCAx					Ax [3:0]		XX
16 th Parameter	1	1	1	XX		RCA15					15 [3:0]		XX
Digital Gamma Control 2	0	1	1	XX	1	1	1	0	0	0	1	1	E3h
1 st Parameter	1	1	1	XX		RFA0		, ,			A0 [3:0]		XX
	1	1	1	XX		RFAx			1		Ax [3:0]		XX
64 th Parameter	1	1	1	XX		RFA63			1		63 [3:0]		XX
	0	1		XX	1	1	1	1	0	0	1	0	F2h
3 Gamma control	1	1	1	XX	X	X	X	X	X	X	En dith	En_3g	10
	0	1		XX	1	1	1	1	0	1	1 1	0	F6h
	1	1	1	XX				X		X	X	ĺ	01
Interface Control			1		MY_EOR V	MX_EOR v	MV_EOR EPF [BGR_EOR			WEMODE T [1:0]	
	1	1	1	XX	X	X			DM [1:	X 01			00
	1	1		XX	Χ	Χ	ENDIAN	X	DM [1:	υj	RM	RIM	00

Note 1: Undefined commands are treated as NOP (00h) command.





- Note 2: B0 to D9 and DE to FF are for factory use of display supplier. USER can decide if these commands are available or they are treated as NOP (00h) commands before shipping to USER. Default value is NOP (00h).
- Note 3: Commands 10h, 12h, 13h, 26h, 28h, 29h, 30h, 36h (Bit B4 only), 38h and 39h are updated during V-SYNC when ILI9340 is in Sleep OUT mode to avoid abnormal visual effects. During Sleep IN mode, these commands are updated immediately. Read status (09h), Read display power mode (0Ah), Read display MADCTL (0Bh), Read display pixel format (0Ch), Read display image mode (0Dh), Read display signal mode (0Eh) and Read display self diagnostic result (0Fh) of these commands are updated immediately both in Sleep IN mode and Sleep OUT mode.





8.2. Description of Level 1 Command

8.2.1. NOP (00h)

00h					NOP (N	o Opera	ation)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	0	0	0	0	00h
Parameter					No F	aramete	er.						
	This comr	mand is an	empty com	mand; it does not I	nave any	effect or	n the disp	olay mo	dule. Ho	wever it	can be	used to t	erminate
Description	Frame Me	emory Writ	e or Read a	s described in RAN	ИWR (Me	mory W	rite) and	RAMRI	O (Memo	ory Read	d) Comm	ands.	
	X = Don't	care.											
Restriction	None												
					Status			Δνα	ailability	1			
				Normal Mode Or		de Off, S	Sleep O		Yes				
Register				Normal Mode Or					Yes				
Availability				Partial Mode Or	, Idle Mo	de Off, S	Sleep Ou	ıt	Yes				
				Partial Mode Or	, Idle Mo	de On, S	Sleep Ou	ıt	Yes	4			
					Sleep In				Yes				
					Status		Default '	Value					
Default				Power	On Sequ	ence	N/A	١					
Boldan				S	W Reset		N/A	١					
				Н	W Reset		N/A	١					
Flow Chart	None												





8.2.2. Software Reset (01h)

01h			,		SW	/RESET							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	XX	0	0	0	0	0	0	0	1	01h
Parameter					No F	aramete	er.						
	When the	Software	Reset com	mand is written, it c	auses a	software	e reset.	It resets	s the co	mmands	and pa	arameter	s to their
Description				default tables in eac				.)					
·			emory conte	ents are unaffected b	y this co	mmand							
	X = Don't												
		_		ec before sending ne			_						
Restriction				o the registers during ore sending Sleep or									
	sequence		zomsec ben	ore sending sleep of	at comm	ianu. 30	itwaie r	iesei od	Jillilaliu	Carinot	be sem	during 3	leep Out
					Status			Δνα	ailability	7			
				Normal Mode On,		de Off S	Sleen Oi		Yes				
Register				Normal Mode On,					Yes				
Availability				Partial Mode On,					Yes				
,				Partial Mode On,	Idle Mod	de On, S	leep Ou	ıt	Yes				
					Sleep In				Yes				
							.	.,.					
				Power C	Status On Segu		Default ' N/A						
Default					/ Reset	ence	N/A						
					/ Reset		N/A						
				SWRESET(01h)									
							ļ	 Le	gend		7		
							i			\neg	!		
						\		Co	mmand		İ		
			Disp	olay whole blank scre	een /				rameter	=	i I		
Flow Chart					/		i	<u></u>	isplay		!		
Flow Chart				\downarrow			<	<u></u>	ction	>			
				Set	\		(Mode		i		
				Commands to S/W Default Values				Sequen	tial trans	sfer			
			/				 •						
				Sleep In Mode									





8.2.3. Read display identification information (04h)

04h				RDDIDIF (Re	ead Disp	lay Ider	ntificatio	n Inforr	nation)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h	
1 st Parameter	1	1	1	XX	Χ	Χ	Х	Χ	Χ	Χ	Х	Χ	Х	
2 nd Parameter	1	1	1	XX				ID1	[7:0]				XX	
3 rd Parameter	1	1	1	XX				ID2	[7:0]				XX	
4 th Parameter	1	1	1	XX				ID3	[7:0]				XX	
Description	The 1 st The 2 nd The 3 rd	paramete paramete paramete	r is dumm er (ID1 [7:0 er (ID2 [7:0	its display identificati y data. D]): LCD module's ma D]): LCD module/drive D]): LCD module/drive	anufactui er versior	er ID.								
Restriction														
Register Availability			Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default					Status r On Seq SW Rese	et	See de	It Value scription scription scription	1					
Flow Chart			2nd Paran 3rd Param	eter: Dummy Read neter: Send LCD module eter: Send panel type an eter: Send module/driver	s manufac	turer info		ion	/	7	F	egend Command Parameter Display Action Mode		



Description



8.2.4. Read Display Status (09h)

09h				RDI	OST (Re	ad Disp	lay Stat	us)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	0	0	1	09h
1 st Parameter	1	↑	1	XX	Χ	Х	Х	Х	Х	Х	Х	Х	Χ
2 nd Parameter	1	↑	1	XX			ı	D [31:25]			0	00
3 rd Parameter	1	↑	1	XX	0	I	D [22:20]		D [1	9:16]		61
4 th Parameter	1	↑	1	XX	0 0 0			0	0		D [10:8]		00
5 th Parameter	1	↑	1	XX		D [7:5]		0	0	0	0	0	00

This command indicates the current status of the display as described in the table below:

Bit	Description	Value	Status
D31	Rooster voltage status	0	Booster OFF
D31	Booster voltage status	1	Booster ON
D30	Row address order	0	Top to Bottom (When MADCTL B7='0')
D30	How address order	1	Bottom to Top (When MADCTL B7='1')
D00	Calumn addraga ardar	0	Left to Right (When MADCTL B6='0').
D29	Column address order	1	Right to Left (When MADCTL B6='1').
D28	Pow/column evolunge	0	Normal Mode (When MADCTL B5='0').
D20	Row/column exchange	1	Reverse Mode (When MADCTL B5='1').
D27	Vertical refresh	0	LCD Refresh Top to Bottom (When MADCTL B4='0')
D27	vertical refresh	1	LCD Refresh Bottom to Top (When MADCTL B4='1').
Doc	DOD/DOD and an	0	RGB (When MADCTL B3='0')
D26	RGB/BGR order	1	BGR (When MADCTL B3='1')
DOE	Llovizontal rafrach arder	0	LCD Refresh Left to Right (When MADCTL B2='0')
D25	Horizontal refresh order	1	LCD Refresh Right to Left (When MADCTL B2='1')
D24	Not used	0	
D23	Not used	0	
D22		404	40 1:1/-11
D04	Interface color pixel format	101	16-bit/pixel
D21	definition	440	40 1:3/-:
D20		110	18-bit/pixel
D10	Idla mada ON/OFF	0	Idle Mode OFF
D19	Idle mode ON/OFF	1	Idle Mode ON
D10	Dantial made ON/OFF	0	Partial Mode OFF
D18	Partial mode ON/OFF	1	Partial Mode ON.
D47	Class IN/OLIT	0	Sleep IN Mode
D17	Sleep IN/OUT	1	Sleep OUT Mode.
D10	Diaminus assessing and ON/OFF	0	Display Normal Mode OFF.
D16	Display normal mode ON/OFF	1	Display Normal Mode ON.
D15	Vertical scrolling status	0	Scroll OFF
D14	Not used	0	
D13	Inversion status	0	Not defined
D12	All pixel ON	0	Not defined
D11	All pixel OFF	0	Not defined
D40		0	Display is OFF
D10	Display ON/OFF	1	Display is ON
Do	Tandana (Cast Pas ON)	0	Tearing Effect Line OFF
D9	Tearing effect line ON/OFF	1	Tearing Effect ON
		000	GC0
		001	GC1
D[8:6]	Gamma curve selection	010	GC2
		011	GC3
		other	Not defined

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





								Made 1 V D	llanking only
		D5	Tearin	ig effect lin	ne mode	<u>0</u> 1	Mada	Mode 1, V-B	king and V-Blanking.
		D4		Not used	ı	0	iviode	<u>د.</u>	
		D3		Not used		0			
		D2		Not used		0			
		D1		Not used		0			_
		D0		Not used		0			
	X = Don	't care					•		
Restriction									
					Sta	hue		Availability	
				Normal I			Off, Sleep Out	Yes	
Register							On, Sleep Out	Yes	
Availability					Mode On, Idle			Yes	
rtvanasmty					Mode On, Idle			Yes	
					Slee	p In	•	Yes	
					Status		Default Val	ша	
				-	Power On Seq	uence	32'h006100		
Default				<u> </u>	SW Rese		32'h006100		
					HW Rese		32'h006100		
								·	
									Legend
					RDDST(09h)				
					1				Command
							Host		Parameter
EL 01 :					₩		Driver		Display
Flow Chart			st Parameter:		ad 25] display statu	c		/	Action
	/	3	rd Parameter:	Send D[19:	:16] display statu	S			
					3] display status display status				Mode
									Sequential transfer
									<u> </u>





8.2.5. Read Display Power Mode (0Ah)

8.2.5. Rea					· /	M (Read	Display	/ Power	Mode)					
	D/CX	RDX	WRX		D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VV □ ∧		XX	0	0	0	0	1	0	1	0	0Ah
1 st Parameter	1	· ↑	1		XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	↑	1		XX	D7	D6	D5	D4	D3	D2	D1	D0	08
	This cor	mmand inc	licates the	current	status of the	display	as descr	ibed in t	he table	e below::	•		•	
			Ī	Bit	Value	Г	escriptio	n		Commer	nt			
			Ī			Booster								
				D7		ooster C								
				D6	0	Idle	e Mode (Off.						
				D0	1	Idle	e Mode (On.						
				D5	0		ial Mode							
Description			-		1		ial Mode							
Description				D4	0		ep In Mo							
					0		ep Out M		:					
	1 Display Normal Mode On -													
			-						'					
				D2	1									
	D1 Not Defined Set to									Set to '0	,			
				D0		N	ot Define	ed		Set to '0	,			
	X = Dor	n't care												
Restriction														
						Status	:		А	vailability	,			
				No	rmal Mode O			Sleep C		Yes				
Register					rmal Mode O					Yes				
Availability				Pa	artial Mode O	n, Idle M	ode Off,	Sleep C	ut	Yes				
				Pa	artial Mode O	n, Idle M	ode On,	Sleep C	ut	Yes	_			
						Sleep I	n			Yes				
						Status		Default	· Value	1				
					Powe	On Seq	uence	8'h(
Default						SW Rese		8'h(
						W Rese		8'h()8h					
														,
				r			1				į	L	egend	İ
					RDDPM(OAh)					į		ommand	$\neg \mid$
				L			_ 	lost			İ	$\overline{}$		
					-			 river			-		arameter	=
Flow Chart					▼		וט	14.01					Display	<i>-</i>
			1st Paramete								/	<	Action	>
			2nd Paramet	er: Send	d D[7:2] display	power mo	de status			/	/ ! !		Mode	
										/	- !			
												Seque	ential trans	sfer
											<u> </u>			<u>i</u>





8.2.6. Read Display MADCTL (0Bh)

0Bh					RDDMA	DCTL (I	Read Dis	splay M	ADCTL)				
	D/CX	RDX	WRX	Т	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑		XX	0	0	0	0	1	0	1	1	0Bh
1 st Parameter	1	1	1		XX	X	X	X	Х	X	X	X	Х	X
2 nd Parameter	1	<u> </u>	1		XX	D7	D6	D5	D4	D3	D2	D1	D0	00
	This co	mmand inc	dicates th	e currer	nt status of the	display		ibed in	the table	below:				
			Bit	Value			Descripti	on			Comi	ment		
				0	Top to		(When N		B7='0').				
			D7	1	•		(When N					-		
			DC	0	Left to	Right (When M	IADCTL	B6='0')			-		
			D6	1	Right	to Left (When M	IADCTL	B6='1')			-		
			D5	0	Norma	l Mode	(When M	/ADCTL	B5='0')			-		
				1			(When					-		
Description			D4	0	LCD Refresh	•						-		
				1	LCD Refresh					B4='1').				
			D3	0			en MAD							
				0	LCD Refresh	•	en MAD(Bight (M			32_'0'\				
			D2	1	LCD Refresh									
			D1		Switching						Set t			
			D0		Switching						Set t			
	X = Dor	n't care									•			
Restriction														
Restriction														
						Status			Δ	/ailability	,			
				N	ormal Mode Oi			Sleen (Yes				
Register					ormal Mode Oi					Yes				
Availability					artial Mode Or					Yes				
, ,				Р	artial Mode Or	ı, Idle M	ode On,	Sleep C	Out	Yes				
						Sleep I	n			Yes				
						Status		Defaul	t Value	1				
					Power	On Seq	uence	8'h						
Default						W Rese			nange					
						IW Rese		8'h						
						-								
							7					L	egend	į
					RDDMADCT	L(0Bh)					į		Yomma:-	$\neg \mid$
								lost			į	_	Command	<u> </u>
											-	<u></u> F	arameter	<u> </u>
Flow Chart	_				<u> </u>		וט	river			— ¦		Display	_)
			1st Param	eter: Dun	nmy Read						/ :		Action	$>$ \downarrow
					nd D[7:2] display	oower mo	de status			/	/		Mode	$\supset \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
										/	ļ			
											!	Seque	ential trans	sfer
											<u> </u>			





8.2.7. Read Display Pixel Format (0Ch)

0.2.7. Tie		,		i		•		MOD (I	Read Di	spla	y Pix	kel F	orm	at)				
	D/CX	RDX	(W	/RX	Т	D17-8		D7	D6	D		D4	_	D3	D2	D1	D0	HEX
Command	0	1		1		XX		0	0	-		0	- 1	1	1	0	0	0Ch
1 st Parameter	1	1		1		XX		Х	Х	>		X		Х	Х	Х	Х	Х
2 nd Parameter	1	1		1		XX		RIM		DPI	[2:0]			0		DBI [2:0]		06
	This co	mmano	d indic	ates t	he c	urrent status	of the	e displa	y as des	cribe	ed in	the	able	ebelow	:			
			RIM	DI	PI [2:	01 RG	B Inte	erface F	ormat		DI	BI [2	:01	MCL	J Interfac	ce Forma	nt	
			0	0	0	0		served		7	0	0	0		Reserv			
			0	0	0	1	Re	served			0	0	1		Reserv	ved		
			0	0	1	0	Re	served		_	0	1	0		Reserv	ved		
			0	0	1	1	Re	served		_	0	1	1		Reserv	ved		
			0	1	0	0		served		_	1	0	0		Reser			
Description			0	1	0	1		its / pixe		4	1	0	1		16 bits /			
			0	1	1	0		its / pixe	el	-	1	1	0		18 bits /			
			0	1	1	1		served its / pixe	N.	\dashv	1	1	1		Reserv	vea		
			1	1	0	1 (6-bit			transfer)									
								its / pixe										
			1	1	1	0 (6-bit			transfer)									
	X = Dor	X = Don't care																
Restriction		X = Bont out																
1100111011011																		
								Stat	IIC .				Δ	/ailabili	tv			
						Normal M	lode (ff. SI	een	Out		Yes	Ly			
Register						Normal M								Yes				
Availability						Partial M								Yes				
,						Partial M	ode C	n, Idle	Mode O	n, Sle	еер (Out		Yes				
								Sleep	o In					Yes				
										D	efau	lt Va	lue					
						Status			RIM			I [2:0		DB	I [2:0]			
Default					Pow	er On Sequ	ence	-	1'b0		3'b	0000		3'	b110			
						SW Reset		No	Chang		No (Char	g		Chang			
				L		HW Reset		-	1'b0		3'b	0000		3'	b110			
									$\overline{}$						Ŀ		egen	
															į	L	egem	-
						RDD	COLM	OD(0Ch)							į		Command	<u> </u>
										Hos	t				į	P	aramete	r /
										Drive	- - -				i	_	Display	$=$ $ \cdot $
Flow Chart	_																	\prec \sqcup
						: Dummy Read r: Send D[7:2]		, pival far	mat atatu	•					/ i		Action	<u> </u>
			∠n	u rara	amete	i. Seliu D[7.2]	uispiäy	, hixei ioi	mai siaiu	5				/	/		Mode	
															Ì	Commi	antial tra	nefer
															 	Seque	ential trai	isiei
															1.			'





8.2.8. Read Display Image Format (0Dh)

0Dh				RDDI	M (Read	d Displa	y Image	Mode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	0	0	1	1	0	1	0Dh
1 st Parameter	1	1	1	XX	Χ	Χ	Χ	Х	Х	Χ	Х	Χ	Х
2 nd Parameter	1	↑	1	XX	0	0	0	0	0		D [2:0]		00
Description	This con		dicates the	Current status of the D [2	2:0] 0 1 0	Gamr Gamr Gamr Gamr	Descripent in Descripent in a curve ma curve ma curve Not defin	tion 2 1 (G2.: 2 2 (G1.: 3 (G2.: 4 (G1.:	2) 8) 5)				
Restriction													
Register Availability				Normal Mode C Normal Mode C Partial Mode C Partial Mode C	On, Idle I On, Idle I	Mode Of Mode Or Mode Off Mode Or	n, Sleep ^r , Sleep (Out Out Out	Availability Yes Yes Yes Yes Yes Yes	/			
Default				Power On SW F	atus Sequen Reset Reset	се	3'b 3'b	o000 0000 0000					
Flow Chart				RDDIM(RDDIM) ter: Dummy Read eter: Send D[7:0] display		[Host Oriver		/	7	F	egend Command Parameter Display Action Mode	





8.2.9. Read Display Signal Mode (0Eh)

0Eh					RDDSM (I	Read Disp	lay Sign	al Mode	!)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	1	1	1	0	0Eh	
1 st Parameter	1	1	1	XX	X	Х	Х	Х	Х	X	Х	Х	Х	
2 nd Parameter	1	1	1	XX	D7	D6	D5	D4	D3	D2	D1	D0	00	
Description	This con		ndicates t	Bit Value	Tearin Tearin Tearin Tearin Horizo Vertic: Vertic Pixel o Data e	g effect ling g	Description e OFF e ON e mode 1 e mode 2 (RGB interficies int	erface) (erface) (ace) OF ace) ON B interface erface)	OFF ON F I ace) OFF ace) ON					
Restriction														
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default					Power Or SW	atus Sequence Reset Reset	e 8' 8'	ult Value h00h h00h h00h						
Flow Chart				meter: Dummy Re: nmeter: Send D[7:0			Host Driver					Legence Command Parameter Display Action Mode ential tran		





8.2.10. Read Display Self-Diagnostic Result (0Fh)

0Fh				RDD	SDR (Rea	Display	Self-Dia	gnostic	Result)				
	D/CX	RDX	WRX	D17-8	B D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	0	0	1	1	1	1	0Fh
1 st Parameter	1	1	1	XX	X	Х	Х	X	Х	Χ	Х	Х	Χ
2 nd Parameter	1	↑	1	XX	D	D6	0	0	0	0	0	0	00
Description	Bit D7 D6 D5 D4 D3 D2 D1 D0	Regis Fur	Description Descri	p Detection Detection ed ed ed ed ed		the D7 bi		er values			operly.		
Restriction													
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default					Power O	atus Sequend Reset Reset	e 8	ault Valu 3'h00h 3'h00h 3'h00h	e				
Flow Chart			st Parameter: d Parameter	Dummy Rea			Host Driver					Command Paramete Display Action Mode	





8.2.11. Enter Sleep Mode (10h)

	Enter S	icep ivi	046 (10	11)	OBLIN	(F+ C	N N -	-1-1					
10h			ı		1	(Enter S	1	ı	I	I	1	I	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	O No Dove	0	1	0	0	0	0	10h
Parameter	Th's seems		# 1.00			No Parai					de transport		- DO/DO
	inis comi	nano cause	es the LCD	module to e	nter the	minimur	n power	consun	iption me	ode. In t	nis mod	e e.g. tn	е БС/БС
	converter i	s stopped,	Internal osci	llator is stopp	ed, and	panel sca	anning is	stopped	d.				
Description			Out		Blar	nk	STOP						
	MCU inter	face and me	emory are st	ill working an	d the me	mory ke	eps its co	ontents.					
	X = Don't	care											
				en module is	-	-		-			-	-	-
Restriction				sary to wait			_						
	_			ilize. It will be		ry to wai	t 120ms	ec after:	sending S	Sleep Ou	it comma	and (wher	n in Sleep
	In Mode) b	efore Sleep	o In commar	nd can be sen	ıt.								
			Γ		Sta	ıtus			Availabili	ty			
				Normal Mode	On, Idle	Mode C	Off, Sleep	Out	Yes				
Register				Normal Mode	On, Idle	Mode C	n, Sleep	Out	Yes				
Availability			_	Partial Mode					Yes				
			-	Partial Mode			n, Sleep	Out	Yes				
			L		Slee	ep In			Yes				
Default				Pov	Statu ver On S SW Re HW Re	equence set	Sleep	ult Value IN Mod IN Mod IN Mod	e e				
Flow Chart	Displa (Auton	SPLIN (10 y whole blar natic No effe I/OFF comm Drain char from LCI panel	nk screen ct to DISP nands)	In mode after	Sto C	op DC/DC onverter In Internal scillator In Modern		l.			Co	egend ommand arameter Display Action Mode	fer






8.2.12. Sleep Out (11h)

11h					SLF	OUT (SI	eep Out	:)							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	0	1	0	0	0	1	11h		
Parameter						No Para	meter								
	This comm	nand turns o	off sleep mo	de.											
	In this mod	de e.g. the I	DC/DC conv	erter is enabl	ed, Inter	nal oscilla	ator is st	arted, ar	nd panel	scanning	is starte	ed.			
	_		DDI								5V ~ 3.		_		
		١	/CI							2.5	5V ~ 3.0	3V	_		
Description		Internal	Oscillator				Start								
Description		A۱	/DD	VCI									-		
		V	GL	0V				_					-		
		V	GH	VCI				/					-		
	X = Don't	care													
	This comm	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In													
	Command	(10h). It w	II be necess	ary to wait 5	nsec be	fore send	ding next	comma	ınd, this i	s to allow	v time fo	r the clo	ck circuits		
	stabilize. T	he display	module load	ls all display s	supplier's	s factory	default v	alues to	the regis	sters duri	ng this 1	20msec	and there		
Restriction	cannot be	any abnorr	mal visual e	fect on the d	isplav im	age if fa	ctory de	fault and	d reaister	values a	are same	e when t	his load is		
		-		le is already S		_	-		_						
				wait 120mse	-					_	_		_		
				wait 12011130	and se	inding of	сср ін сс	Jiiiiiaiia	(WIICII II	осср с	at mode) belore	Olecp Out		
	command	can be sen	ι.												
					Ct-	.4			۸ه. :ا ماه :ا:						
			T I	Normal Mode		itus Mode C	Off Sloor		Availabili Yes	ty					
Register			-	Normal Mode					Yes						
Availability			-	Partial Mode					Yes						
Availability				Partial Mode					Yes						
						p In			Yes						
			_												
					Statu			ult Value							
Default				Pow		equence		IN Mod							
					SW Re			IN Mod							
					HW Re	set	Sleep	IN Mod	е						
Flow Chart	It takes 12	0msec to b	ecome Slee	p Out mode a	fter SLP	OUT con	nmand is	sued.							









8.2.13. Partial Mode ON (12h)

12h					PTLO	N (Partia	al Mode	On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	0	1	0	0	1	0	12h	
Parameter						No Para	meter							
	This comn	nand turns	on partial n	node The par	tial mode	window	is desc	ribed b	the Part	ial Area	commar	nd (30H).	To leave	
Description	Partial mo	de, the Nor	mal Display	Mode On cor	nmand (1	3H) sho	uld be w	ritten.						
	X = Don't	nare												
Restriction	This comm	This command has no effect when Partial mode is active.												
			ļ		Sta	tus			Availabili	ty				
Register			-	Normal Mode					Yes					
riegistei			-	Normal Mode					Yes					
Availability				Partial Mode					Yes					
			-	Partial Mode			n, Sleep	Out	Yes					
			L		Slee	p In			Yes					
				St	tatus		Defa	ult Valu	е					
Default				Power O	n Sequer	ice No	ormal Dis	splay M	ode ON					
Deiaull				SW	Reset	No	ormal Dis	splay M	ode ON					
				HW	Reset	No	ormal Dis	splay M	ode ON					
Flow Chart	See Partia	l Area (30h)											





8.2.14. Normal Display Mode ON (13h)

13h				NORON	(Norm	al Displa	ay Mode	e On)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	0	0	0	1	0	0	1	1	13h	
Parameter					No F	Paramete	er							
			-	ay to normal mode.										
Description		. ,		Partial mode off. mode On command	l (12h)									
	X = Don't	care												
Restriction	This com	mand has r	no effect wh	en Normal Display n	node is	active.								
					Status			Ava	ilability					
5				Normal Mode On,	Idle Mo	de Off, S	Sleep O	ut	Yes					
Register				Normal Mode On,	Idle Mo	de On, S	Sleep O	ut	Yes					
Availability				Partial Mode On,	Idle Mo	de Off, S	leep Ou	ıt	Yes					
				Partial Mode On,	Idle Mo	de On, S	leep Ou	ıt	Yes					
					Sleep In				Yes					
				Status			Default '	Value						
Defect				Power On Sec	uence	Norma	al Displa	y Mode	ON					
Default				SW Rese	et .	Norma	al Displa	y Mode	ON					
				HW Rese	et	Norma	al Displa	y Mode	ON					
Flow Chart	See Parti	al Area (30	h)											





8.2.15. Display Inversion OFF (20h)

8.2.15.	DISP	iay iii	version	on OFF (20	(ווע								
20h					DIN	/OFF (Dis	play Inve	rsion OF	F)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	0	1	0	0	0	0	0	20h
Parameter	This				dia and an artisan		Paramete	r					
				o recover from o									
	This co	ommand	makes n	o change of the	content c	of frame m	emory.						
	This co	ommand	doesn't d	change any othe	er status.								
				Mem	norv				Display I	Panel			
						1		1.1					
Description								\Box			_		
Description						+-	\setminus	+			_		
							$ \rightarrow $	\Box			_		
							V				_		
						+		+					
						T		\Box					
	X = Do	n't care											
Restriction	This co	ommand	has no e	ffect when mod	ule alread	ly is invers	sion OFF r	mode.					
									1				
				Norm	al Mada C	Status	ada Off C	loop Out	Availab Yes				
Register						On, Idle Mo On, Idle Mo			Yes				
Availability						n, Idle Mo			Yes				
				Partia	al Mode C	n, Idle Mo		eep Out	Yes				
						Sleep I	1		Yes				
					Ct	atu o		efault Va	luo				
						atus Sequenc		ay Inversi					
Default						Reset		ay Inversi					
					HW	Reset	Displa	ay Inversi	on OFF				
							ا ا		 Legen	 d	7		
				(Display In	version O	n Mode) į				-		
							/		Comman	d	1		
					\downarrow		-		Paramete	er /	į		
										$= \langle$	į		
Flow Chart				INV	/OFF(20h	1)	İ		Display				
							į		Action	\rightarrow	 		
					\forall				Mode		-		
				Display In	version ∩	ff Mode					İ		
				Display III	• 01 31011 O	141000	/ ¦	Sequ	uential tra	nsfer	Ì		
							į						
							<u>'-</u>						





8.2.16. Display Inversion ON (21h)

21h					DIN	VON (Dis	splay Inve	rsion ON	l)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	0	1	0	0	0	0	1	21h		
Parameter						No	Paramete	r							
Description	This co	ommand	makes n	o enter into dis	e content o	f frame m	nemory. Ev				rame men	nory to the	e display.		
Restriction		n't care	has no e	ffect when mod	dule alread	v is inver	sion ON m	ode							
. IOOLI IOLIOIT	11113 00		1145 110 6		adic diredu	, io invers									
Register Availability		This command has no effect when module already is inversion ON mode. Status Normal Mode On, Idle Mode Off, Sleep Out Normal Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default				Pow	Status er On Sequ SW Reset HW Reset		Displa Displa	Default Va ay Inversion ay Inversion ay Inversion	on OFF on OFF						
Flow Chart				IN	IVON(21h)				Comma Parame Display Action Mode	nd der					





8.2.17. Gamma Set (26h)

8.2.17.	Gamm	a Set (2	.011)										
26h					GAM	ISET (Ga	mma S	et)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	1	1	0	26h
Parameter	1	1	1	XX	1				C [7:0]				01
	This comn	nand is use	d to select t	he desired G	amma cı	irve for th	ne curre	nt displ	ay. A max	imum of	4 fixed	gamma c	urves can
	be selecte	d. The curv	e is selected	d by setting th	e approp	oriate bit	in the pa	aramete	er as desci	ribed in t	he Table	:	
				GC [7:	0]	Cur	ve Sele	cted					
				01h		Gamma	curve	1 (G2.2)				
Description				02h		Gamma							
				04h 08h		Gamma Gamma							
	Note: All o	thar values	are undefin			Gaiiiii	Curve	4 (G1.0)				
			are undenn	eu.									
	X = Don't												
Restriction	Values of	GC [7:0] no	t shown in ta	able above ar	e invalid	and will	not chai	nge the	current se	lected G	iamma c	urve until	valid
TESHICHOIT	value is re	ceived.											
					Sta	atus			Availabili	ty			
Pogiator				Normal Mode					Yes				
Register			-	Normal Mode					Yes				
Availability			-	Partial Mode Partial Mode					Yes Yes				
				T artial Mode		ep In	11, 0100	o Out	Yes				
			_			•		'					
					Stati			ault Vali	ue				
Default				Po		Sequence		3'h01h					
					SW R			3'h01h 3'h01h					
					11111	0001		7110111					
						7		ı					
								į	Lege	end			
				GAMSET	(26h)			¦ _			1 !		
								! <u> </u>	Comm	and	_ ;		
				↓				<u> </u>	Param	eter	7 ¦		
				V			7	; <u>~</u>	Displa				
Flow Chart			/ 1	st Parameter	: GC[7:0]	l ,			Dispic	ц	/ į		
		,						i <	Actio	on	> 		
		Z				/		¦ (Mod				
				\downarrow				\	IVIOC		/ ¦		
				,					Sequential	tranefor	\		
				New Gamma Loade		\rangle		,	,oquential	u. 13151	/ i		
						_/		'					





8.2.18. Display OFF (28h)

8.2.18.	Pish	iay O	FF (28) i i j									
28h						DISPOF	F (Displa	y OFF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Parameter					D. 437.05		Paramet						
	I his co	ommano	is used t	o enter into DIS	PLAY OF	F mode. I	n this mo	ode, the out	tput from	Frame Me	emory is o	disabled a	nd blank
	page ir	nserted.											
	This co	ommano	l makes n	o change of cor	ntents of fr	rame men	nory.						
	This co	ommand	I does not	change any otl	ner status.								
	There	will be n	o abnorm	al visible effect	on the dis	splay.							
				Mer	nory				Display F	Panel			
Description				++++	HH			+	+++	+++	_		
						+		++	+++				
						$oxed{F}_{arphi}$		\Box			_		
							\neg /				_		
								+		+++	_		
											_		
				1 1 1 1	1 1 1 1			1 1		1 1 1 1			
	X = Do	n't care											
Restriction	This co	ommand	l has no e	ffect when mod	ule is alre	ady in dis	play off r	node.					
						Ctatus			A	.:::4			
				Norm	al Mode C	Status In Idle M		Sleep Out	Availab Yes				
Register								Sleep Out	Yes				
Availability					al Mode O				Yes				
				Partia	al Mode O			Sleep Out	Yes				
						Sleep I	n		Yes	3			
						Status		Default Va	ميا				
Defect					Powe	r On Seq	uence	Display Ol					
Default						SW Rese		Display Ol					
					I	HW Rese	t	Display Ol	FF				
								<u> </u>	Leger				
								i	Logoi				
				Displa	y On Mod	le			Comma	nd	į		
						/	/	-			 		
					\downarrow			<u> </u>	Paramet	ter	!		
Floor Object								Γ	Display	<u>'</u>	į		
Flow Chart				DISF	OFF (28h))		1 /	Action		İ		
								<u> </u>					
					<u> </u>				Mode		į Į		
				Displa	y Off Mod	le		Son	uential tr	anefer	-		
				D iopic	., 511 14100			i Sed	u c illidi (f	ansiei	į		
						/		'			_ =		





8.2.19. Display ON (29h)

8.2.19.	פוט	iay O	N (291	n)									
29h						DISPO	N (Displa	y ON)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	0	1	0	0	1	29h
Parameter					DIOD: :::		Paramete						
				o recover from				trom the I	-rame Me	emory is e	nabled.		
	This co	ommand	l makes n	o change of cor	ntents of f	rame men	nory.						
	This co	ommand	l does no	t change any otl	ner status								
				Memory					Disp	olay Pan	iel		
			\perp		\coprod	_			$\perp \! \! \perp \! \! \! \perp$		Ш	_	
Description			+		+++	_		-			₩	_	
Description			+			_	_	-			Н	-	
							\Box					<u>-</u>	
			+		$\vdash \vdash \vdash$	_		-			${}^{++}$	_	
			+			_		+				_	
						_						_	
	X - Do	n't care											
Dantwinting				. ff = = 4 e =		مالد داد داد							
Restriction	This co	ommano	nas no e	effect when mod	uie is aire	ady in dis	piay on m	lode.					
						Status			Availab	oility			
				Norm	al Mode C	On, Idle M		Sleep Out	Yes				
Register						On, Idle M			Yes				
Availability						on, Idle Mo			Yes				
				Partis	ai Mode C	On, Idle Mo Sleep I		ieep Out	Yes Yes				
									1				
						0		S (1.34					
					Powe	Status er On Seq		Default Va Display O					
Default						SW Rese		Display O					
						HW Rese		Display O					
							. !		_egen	۲ 			
				Dion	lay Off Mo	a do	\		_cgcin	<u></u>			
				Disp	iay On ivic	ode	/ ¦		Command	d	Í		
							/ I		Paramete		ļ		
				_			į	'	arannete	<u>'</u>			
Flow Chart				DI		L)	į		Display		!		
1 1017 Offait				DI	SPON(29	11)	1		Action	>	į		
							 		N4- '		į		
					▼		į		Mode				
				Disp	lay On Mo	ode) !	Com	ential trar	nefor			
							/ ¦	Sedn	citual traf	ISICI	İ		
							I_				:		
	1												





8.2.20. Column Address Set (2Ah)

8.2.20. C	Colum	ın Ado	dress	Set (2Ah)									
2Ah					CA	SET (Col	umn Ad	dress Set)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
1 st Parameter	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Nistad
2 nd Parameter	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note1
3 rd Parameter	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1
4 th Parameter	1	1	1	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	Note1
Description	other of represe	driver sta	atus. Th	to define area of e values of SC [line in the Frame	[15:0] a	nd EC [1			vhen RAN			_	
	SC [15	:0] alway	s must	be equal to or les	s than E	C [15:0].							
Restriction	Note 1	: When S	SC [15:0] or EC [15:0] is g	reater tl	han 00EF	h (When	MADCTL'	s B5 = 0)	or 013Fh			
	(When	MADCT	L's B5 =	= 1), data of out of	range v	will be ign	ored						
Register Availability				Normal Partial	Mode C Mode O	n, Idle Mo n, Idle Mo	ode On, sode Off, Sode On, S	Sleep Out Sleep Out Sleep Out Sleep Out		S			
			Por	Status wer On Sequence	901	15:0]=000		Default Va	alue C [15:0]=0	nneeh			
Default			10	SW Reset	•	15:0]=000	OOh If I	MADCTL's MADCTL's	B5 = 0: E	EC [15:0]=			
			-		00.	45.01.654	11 1		0.145.03.4	[] -	3 . 3 . 11		


SC [15:0]=0000h

HW Reset

EC [15:0]=00EFh












8.2.21. Page Address Set (2Bh)

2Bh					Р	ASET (Pa	age Addr	ess Set)					
	D/OV	DDV	MDV	D17.0		1	1		Do	Do	D1	D0	LIEV
Command	D/CX 0	RDX 1	WRX	D17-8 XX	D7 0	D6 0	D5 1	D4 0	D3	D2 0	D1 1	D0 1	HEX 2Bh
1 st Parameter	1	1	<u> </u>	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	2011
2 nd Parameter	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note1
3 rd Parameter	1	1	<u> </u>	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	
4 th Parameter	1	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	Note1
Description	other of	driver sta	atus. Th		[15:0] a	nd EP [1:						_	
Restriction	Note 1	: When s	SP [15:0				n (When I	MADCTL's	s B5 = 0)	or 00EFh	(When M	ADCTL's	B5 = 1),
Register Availability	Note 1: When SP [15:0] or EP [15:0] is greater than 013Fh (When MADCTL's B5 = 0) or 00EFh (When MADCTL's B5 = 1), data of out of range will be ignored. Status Availability Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Partial Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In Yes Sleep In Yes												
Default	Status Default Value Power On Sequence SP [15:0]=0000h EP [15:0]=013Fh												











8.2.22. Memory Write (2Ch)

2Ch			110 (2			RAMW	/R (Memory	Write)					
_	D/CX	RDX	WRX	D17-8	D7	D6	1	D4	D3	D2	D1	D0	HEX
Command	0	1	VV □ ∧	XX	0	0	1	0	1	1	0	0	2Ch
1 st Parameter	1	1	<u> </u>	XX				[17:0]	'		U		XX
:	1	1	1					[17:0]					XX
N th Parameter	1	1	1					[17:0]					XX
Description	status. Page p	When cositions in frame	this com	mand is accart Column/	data from Mocepted, the constant Page policy lumn register	column i	register and	the page	e register dance wit	are rese	t to the S	tart Colur) Then D	mn/Start [17:0] is
Restriction	In all c	olor mo	des, ther	e is no restr	iction on leng	gth of pa	arameters.						
Register Availability				No Pa	ormal Mode C ormal Mode C artial Mode C artial Mode C	On, Idle On, Idle I	Mode Off, S Mode On, S Mode Off, S Mode On, S	leep Out leep Out		; ;			
Default				Pov	Status ver On Seque SW Reset HW Reset	ence (Contents of Contents of	f memory	is set rand is not cle	ared			
Flow Chart			/ 2 3 4	st Paramete nd Paramete rd Paramete th Parmeter PASE st Paramete nd Paramete nd Paramete th Paramete th Paramete th Paramete	er: SC[7:0] r: EC[15:8] EC[7:0] ET (2Bh) ET (2Bh) F: SP[15:8] er: SP[7:0] r: EP[15:8]			If Needed		Paral Disp	tion		





8.2.23. Color Set (2Dh)

2Dh						RGBSE	T (Color	Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	1	2Dh
1 st Parameter	1	1	1	XX				R00	[5:0]				XX
n th Parameter	1	1	1	XX				Rnn	[5:0]				XX
32 nd Parameter	1	1	1	XX				R31	[5:0]				XX
33 rd Parameter	1	1	1	XX				G00	[5:0]				XX
n th Parameter	1	1	1	XX				Gnn	[5:0]				XX
96 th Parameter	1	1	1	XX					[5:0]				XX
97 th Parameter	1	1	1	XX				B00	[5:0]				XX
n th Parameter	1	1	1	XX					[5:0]				XX
128 th Parameter	1	1	1	XX				B31	[5:0]				XX
Description	128 by	tes mus	t be writt I has no o	to define the LU en to the LUT re effect on other o	egardless	of the co	lor mode.	Only the	values ir				s effect
Restriction													
						Status			Availab	sility			
				Norma	l Mode O	n, Idle Mo	de Off S	leen Out	Yes				
Register						n, Idle Mo			Yes				
Availability						n, Idle Mo			Yes				
Availability						n, Idle Mo			Yes				
						Sleep In			Yes				
						•			•	<u>_</u>			
Default				Pov	Statu ver On So SW Re HW Re	equence set	Conten	Default Va andom va ts of LUT andom va	lues protected	4			
Flow Chart				RGBSE 1st Paramet : 32nd Parame 33rd Parame : 96th Parame 97th Parame : 128th Parame	er: R00[5 ter: R31[! ter: G00[5 ter: G63[5	5:0] 5:0] 5:0]			Parar Disp Acti	neter	7		



Default

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



2Eh						RAMRD	(Memory	Read)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	1	0	2Eł
1 st Parameter	1	1	1	XX	Χ	Х	X	Х	X	Х	Х	Х	Х
2 nd Parameter	1	1	1				D1	I [17:0]					XX
:	1	1	1				D	([17:0]					XX
(N+1) th Parameter	1	1	1				Dr	n [17:0]					XX
	specifi	ed by pro	eceding s	rs image data set_column_ad ol B5 = 0:				•	•	essor sta	irting at t	ne pixel l	locatio
Description	frame columr increm	memory registe ented. F	at (SC, er equals Pixels are	egisters are res SP). The colu the End Colu read from the er command.	mn regist mn (EC)	er is then	incremer e column	nted and register	pixels readisthen res	d from th	e frame rand the	nemory ι page reç	ıntil th gister
	The conframe registe	nlumn an memory r equals are reac	at (SC,	rol B5 = 1: egisters are res SP). The page I Page (EP) va e frame memor d.	register is	s then inc	remented	and pixe	ls read from	m the frai	me memo	ry until th	ne paç mente
Restriction	There	is no res	striction o	n length of para	ameters.								
						Status			Availabi	lity			
				Norma	al Mode O	n, Idle Mo	de Off, SI	eep Out	Yes				
Register				Norma	J Mada O				1				
				TVOITIE	i Mode O	n, Idle Mo	de On, SI	eep Out	Yes				
Availability							ode On, SI de Off, SI		Yes Yes				

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Sleep In

Status

Power On Sequence

SW Reset

HW Reset

Yes

Default Value


Contents of memory is set randomly

Contents of memory is set randomly

Contents of memory is set randomly










Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color




30h						PLTAR	(Partial	Area)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1		XX	0	0	1	1	0	0	0	0	30h
1 st Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 nd Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 rd Parameter	1	1		XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 th Parameter	1	1		XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
		•	Line Po	when MADCTL	B4=0:-								
				Start Row SR[15:0]							Partial Area		
				End Row - ER[15:0] →									

If End Row>Start Row when MADCTL B4=1:-



If End Row<Start Row when MADCTL B4=0:-




If End Row = Start Row then the Partial Area will be one row deep.

X = Don't care.

Restriction SR [15...0] and ER [15...0] cannot be 0000h nor exceed 013Fh.











8.2.26. Vertical Scrolling Definition (33h)

33h					VSCRDE	F (Vertic	al Scrolli	ng Defini	tion)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h		
1 st Parameter	1	1	1	XX	0 0 1 1 0 0 1 1 TFA [15:8]										
2 nd Parameter	1	1	1	XX				TFA	[7:0]				00		
3 rd Parameter	1	1	1	XX				VSA	[15:8]				01		
4 th Parameter	1	1	1	XX				VSA	[7:0]				40		
5 th Parameter	1	1	1	XX				BFA	[15:8]				00		
6 th Parameter	1	1	1	XX				BFA	[7:0]				00		


This command defines the Vertical Scrolling Area of the display.

When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Bottom of the Frame Memory and Display). TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.

The 5th & 6th parameter BFA [15...0] describes the Bottom Fixed Area (in No. of lines from Top of the Frame Memory and Display).

























8.2.27. Tearing Effect Line OFF (34h)

34h					TEO	FF (Tearin	g Effect	Line OFF	-)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h		
Parameter						No P	arameter								
Description		mmand n't care.		to turn OFF (Acti	ve Low) th	e Tearing	Effect out	tput signa	al from the	TE signa	al line.				
Restriction	This co	mmand	has no e	effect when Teari	ng Effect o	output is a	Iready OF	F.							
Register Availability				Norma Partia	al Mode Or al Mode Or I Mode Or I Mode Or	n, Idle Mod n, Idle Mod	de On, Sle de Off, Sle	eep Out eep Out	Availabil Yes Yes Yes Yes Yes Yes	ity					
Default		Status Default Value Power On Sequence OFF SW Reset OFF HW Reset OFF													
Flow Chart				TEC	Output O				egend ommand arameter Display Action Mode	fer					






8.2.28. Tearing Effect Line ON (35h)

35h		- g <u>-</u>		-1110 014 (00		N /Toorin	a Effort	Lina ON								
3311		T	l	_	1	N (Tearin	- 	1	т -			T -				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	<u> </u>	XX	0	0	1	1	0	1	0	1	35h			
Parameter	1	1	<u> </u>	XX	0	0	0	0	0	0	0	M	00			
				to turn ON the T	_	•	_		_		•					
	changi	ng MAD	CTL bit	B4. The Tearing I	Effect Line	On has	one para	ımeter wh	nich descr	ribes the	mode of	the Teari	ng Effect			
	Output	Line.														
	When I	M=0:														
	The Te	aring Ef	fect Outr	out line consists of	f V₋Rlankii	na inform:	ation only	, .								
	1110 10	aring Er	icoi Out	out line consists of	V DIGITIKI	ig illioilli	ation only	•								
					—	tv	dl		tvdh	→						
Description	Verti	Vertical Time Scale														
·																
	When I	When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:														
	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:															
					—	tv	dl		tvdh	>						
	Verti	cal Tir	ne Sca	le /					<i>f</i>	\downarrow						
									1	1						
	Note: D	During S	leep In M	lode with Tearing	Effect Lin	e On, Tea	aring Effe	ct Output	pin will be	e active l	_OW.					
	X = Do	n't care.														
Restriction	This co	mmand	has no e	effect when Tearin	g Effect o	utput is a	ready ON	N								
						Status			Availabi	lity						
Register					Mode On				Yes							
					Mode On				Yes							
Availability					Mode On Mode On			<u> </u>	Yes Yes							
				Parliai	wode On		e On, Sie	eep Out	Yes							
				<u> </u>		Sleep In			169							
						Status		efault Val	ue							
Default						On Seque	ence	OFF								
						N Reset		OFF								
					H	W Reset		OFF								











8.2.29. Memory Access Control (36h)


36h				MA	DCTL (M	lemory A	Access	Control)							
	D/CX	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX														
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h			
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	МН	0	0	00			

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.


Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
ban	NGB-BGN Older	(0=RGB color filter panel, 1=BGR color filter panel)
MH	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.

Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.









8.2.30. Vertical Scrolling Start Address (37h)


37h				VS	CRSADI) (Vertica	I Scrollin	g Start A	ddress)					
	D/CX	RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 H												
Command	0	1		XX	0	0	1	1	0	1	1	1	37h	
1 st Parameter	1	1	1	XX				VSP	[15:8]				00	
2 nd Parameter	1	1	1	XX				VSP	[7:0]				00	

This command is used together with Vertical Scrolling Definition (33h). These two commands describe the scrolling area and the scrolling mode. The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last line of the Top Fixed Area on the display as illustrated below:-

When MADCTL B4=0

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.




Description

When MADCTL B4=1

Example:

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 320 and VSP='3'.



Note: (1) When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan

to avoid tearing effect. VSP refers to the Frame Memory line Pointer.

(2) This command is ignored when the ILI9340 enters Partial mode.

X = Don't care





Restriction					
			Status		Availability
		Norm	al Mode On, Idle Mode (Off, Sleep Out	Yes
Register		Norm	al Mode On, Idle Mode (On, Sleep Out	Yes
Availability		Partia	al Mode On, Idle Mode C	Off, Sleep Out	No
		Partia	al Mode On, Idle Mode C	On, Sleep Out	No
			Sleep In		Yes
			Status	Default Val	ue
			Status	VSP [15:0)]
Default			Power On Sequence	16'h0000l	h
			SW Reset	16'h0000l	h
			HW Reset	16'h0000l	h
Flow Chart	See Vertical Scrolling Definition	(33h)	description.		





8.2.31. Idle Mode OFF (38h)

38h					IDM	OFF (Idle	Mode O	FF)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	0	0	0	38h
Parameter						No Para	meter						
	This cor	nmand is ι	used to rec	over from Idle	e mode o	n.							
Description	In the id	le off mode	e, LCD car	n display max	imum 262	2,144 colo	rs.						
	X = Don	't care.											
Restriction	This cor	nmand has	s no effect	when module	e is alread	dy in idle o	ff mode.						
						Status			Availabili	+>,			
				Normal M			Off. Sleer		Yes	ιy			
Register				Normal M					Yes				
Availability				Partial Mo	ode On, Id	dle Mode (Off, Sleep	Out	Yes				
				Partial Mo		dle Mode (On, Sleep	Out	Yes				
					S	leep In			Yes				
Default				F	Power On SW F	stus Sequence Reset Reset	e Idle n	ult Value node OF node OF	F F				
Flow Chart				Idle mod	(38h)			Co Pau	mmand rameter isplay action	fer	,		






8.2.32. Idle Mode ON (39h)

39h						IDMON	(Idle Mo	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 H6													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	0	1	1	XX	0	0	1	1	1	0	0	1	39h								
Parameter			· · · · · ·			No	Parame	ter	ı	-											
	This co	mmand	is used t	o enter into Idl	e mode on																
	In the i	dlo on m	anda nak	or expression is	c roducod	The prim	any and t	ho cocond	ary color	sucina MS	SR of oach	a P. G. and	I B in the								
				-		me piim	ary and t	ne second	ary colors	s using ivid	ob oi eaci	in, G and	יוון ווו ט ג								
	Frame	Memory	, 8 color	depth data is o	displayed.																
				Memory					F	Panel Di	splay										
]]										
						_															
		-																			
						_															
								_													
								\rightarrow $-$													
						_	ļ	_													
Description		_																			
						_															
		Memory Contents vs. Display Color																			
		$R_5 R_4 R_3 R_2 R_1 R_0 = G_5 G_4 G_3 G_2 G_1 G_0 = G_5 G_4 G_3 G_2 G_1 G_0$																			
	Black 0XXXXX 0XXXXX 0XXXXX																				
	Blue 0XXXXX 0XXXXX 1XXXXX Red 1XXXXX 0XXXXX 0XXXXX																				
				Magenta	1XXX	XX	0X	XXXX	12	XXXXX											
				Green	0XXX		1X	XXXX		XXXXX											
				Cyan Yellow	0XXX 1XXX			XXXX		XXXXX											
				White	1XXX			XXXX		XXXXX											
	X = Do	n't care.																			
Restriction	This co	mmand	has no e	ffect when mo	dula is alra	adv in idl	e off mod	10													
T LC3(TICLIOTT	11113 00	iiiiiaiia	1100			ady iii idi	C OII IIIOC														
						Status	<u> </u>		Availal	oility											
				Norn	nal Mode (Sleep Out													
Register					nal Mode (- '	Ye												
Availability					ial Mode C				Ye												
wanabiity					ial Mode C				Ye												
						Sleep		•	Ye												
						0: :		5 (
					D	Status		Default Va													
Default						On Sequ		Idle mode (Idle mode (
						SW Rese		ldle mode (
						144 11696	ι	idie illoue (











8.2.33. COLMOD: Pixel Format Set (3Ah)

8.2.33.	COLMOD: Pixel Format Set (3Ah) PIXSET (Pixel Format Set)																	
3Ah							PIX	SET (Pi	kel F	orm	at S	Set)						
	D/CX	RDX	WRX		D17	'-8	D7	D6	Г)5		D4		D3	D2	D1	D0	HEX
Command	0	1	1		X	<	0	0		1		1		1	0	1	0	3Ah
Parameter	1	1			XΣ		0			I [2:0				0		DBI [2:0		66
	This cor	nmand s	ets the pi	xel f	ormat	t for the	RGB ima	ige data	used	d by	the	inte	rface.	DPI [2	:0] is the	pixel for	mat select	of RGB
	interface	and DB	I [2:0] is t	he p	oixel f	ormat c	of MCU int	erface. I	f a p	artic	ular	r inte	erface,	, either	RGB int	erface or	MCU inte	rface, is
	not used	d then the	e corresp	ondii	ng bit	s in the	paramete	er are igr	orec	d. Th	ne pi	ixel	format	t is sho	wn in the	e table be	elow.	
				PI [2	2:01	RGB	Interface	Format		DB	1 [2:	:01	MCL	J Interf	ace Forn	nat		
			0	0	0		Reserved			0	0	0		Rese				
			0	0	1		Reserved	ł		0	0	1		Rese	erved			
Description			0	1	0		Reserved	<u>l</u>		0	1	0			erved			
			0	1	1		Reserved		-	0	1	1		Rese				
			1	0	1	1	Reserved 6 bits / pix		-	1	0	1			rved / pixel			
			1	1	0		8 bits / pix			1	1	0			/ pixel			
			1	1	1	-	Reserved			1	1	1			erved			
	If using	RGB Inte	erface mu	st se	electio	on seria	l interface).										
	X = Don	't care																
Restriction																		
Tiestriction																		
		Status Availability																
				ŀ	No	ormal M	lode On, I		e Off	, Sle	ер	Out		Yes				
Register							lode On, I							Yes				
Availability				-	Pa	artial M	ode On, Id	dle Mode	Off,	, Sle	ер (Out		Yes				
				-	Pa	artial M	ode On, Id		On,	, Sle	ep (Out		Yes				
				L			5	leep In					J	Yes				
								1										
					St	tatus			DDI	[0.0)efa	ult Val		11.01			
Default			Pov	ver (n Se	equence	۵			[2:0 110					BI [2:0] b110			
			101	101 0		Reset		1	No C						Change			
					HW	Reset			3'b	110				3'	b110			
													L	_eger	nd			
						COLI	MOD (3Ah)								į		
														Commai	nd			
							\downarrow					_	/ Р	aramet	ter	ļ		
				/		WO 01 D	00 00 00			7		(Display	,	ļ		
Flow Chart			/	/			GB pixel for CU		/	/			\geq	Action		-		
			_						_/				\geq		\leq	ļ		
							\downarrow				 	(Mode		!		
					_						 		<u> </u>	onti-la:	anofa :			
					L	Any	Command				 		Seque	ential tr	ansier) <u> </u> 		
											i.					'		
											1.	<u></u>						





8.2.34. Write_Memory_Continue (3Ch)

3Ch					Write_	Memory	_Contir	iue					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
1 st Double to	4	4	*	D1	D1	D1	D1	D1	D1	D1	D1	D1	000
1 st Parameter	1	1		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
V th Doromotor	4	4	*	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000
X Parameter		I		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
N th Davasatas	1	1 1		Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000
X th Parameter N th Parameter				[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.

If set address mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are ignored.

If set_address_mode B5 = 1:

Description

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP - SP + 1) the extra pixels are ignored.

Sending any other command can stop frame Write.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.





	_				1
		Status		Availability	
	1	Normal Mode On, Idle M	ode Off, Sleep Out	Yes	
Register	1	Normal Mode On, Idle M	ode On, Sleep Out	Yes	
Availability	<u> </u>	Partial Mode On, Idle Mo	ode Off, Sleep Out	Yes	
		Partial Mode On, Idle Mo	ode On, Sleep Out	Yes	
	9	Sleep In		No	
		Ctatus	Default Val		
		Status			
Default		Power On Sequence	Random va		
		SW Reset	No chang		
		HW Reset	No chang	е	
Flow Chart	Image Data D1[17:0],D2[17,Dn[17:0] Next Comma	7:0]		Pa	mmand rameter Display Action Mode Sequential transfer






3Eh					Read	Memory	Contin	ue					
0.23	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	0	0	1	1	1	1	1	0	3Eł
st Parameter	1	↑	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х
				D1	D1	D1	D1	D1	D1	D1	D1	D1	000
nd Parameter	1	↑	1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF
κ st Parameter	1	1	4	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000
raiametei	ı		1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FI
I st Parameter	1	I ↑	1	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	00
· r aramotor	•	II.	'	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3F
Description	If set_addres Pixels are re read_memore column regis incremented column regis If set_addres Pixels are re read_memore register equence Pixels are re equals the Beauty	ess_mode ead continuous continu	B5 = 0: uing from the column of the EC value. The EC value of the EC value. The page of the EC value. The page of the frame must be the the the the the the the the the th	ad_memory_one pixel location and pixel location (EC) who the frame multiple, or the hold are register is the pixel location are pixel location are register is the pixel location are register is the pixel location are register is the pixel location are register is the pixel location are register is the pixel location are pixel location are register is the pixel location are register is the pixel location are register in the register in the pixel location are register in the pixel location are register in the register in the register in the register in the register in the register in the register in the register in the register in the register in the register in the register	on after to see the number of	the read crement e column ntil the passor sen the read emented pister is to registe the comment of the comment	range of ed and properties and pixel and pixel hen reservand.	the president ster equators are recommended to SP the End	evious reade read from and the column	d_mem m the fr SC and Ind Page d_mem the fran olumn r (EC) va	ory_star rame me the page e (EP) va ory_star me memore egister is	mory until to or until to sincrement the page	the pagented.
Restriction	_	•-		low a set_col	_		_, _	_	s or set_a	address	s_mode t	to define	the re
					Sta	tus			Availabilit	.y			
			l l	Normal Mode			off, Sleep		Yes				
Register				Normal Mode					Yes				
vailability				Partial Mode					Yes				
•				Partial Mode					Yes				
				Sleep In					Yes				
				•				•					
										1			
				Power On S		_		ult Value Iom data					

No change

No change

HW Reset









8.2.36. Set Tear Scanline (44h)

8.2.36. S	et_Tear_	_Scanl	ine (441	1)										
44h					Set	_Tear_S	canline							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h	
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	0	STS [8]	00	
2 nd Parameter	1	1	↑	XX	STS [7]	STS [6]	STS [5]	STS [4]	STS [3]	STS [2]	STS [1]	STS [0]	00	
Description	The TE sign describes the Vertical T	nal is not a ne Tearing ime Scal	e anline with S	hanging set_ but Line mode of STS=0 is equall be active I	address	_mode b	tvo	ne Tearin	ng Effect	Line On		e parame		
Restriction	-													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes												
Default				Stat Power On S SW Reset HW Reset		е	STS [8	ult Value 3:0]=000 3:0]=000 3:0]=000	0h 0h					
Flow Chart		See	set_tear_ and 1st parame d 2nd parame TE Ou On the N	scanline eter STS[8] eter STS[7:0] tput					<	Para D Acc	end mand meter isplay tion Mode equentia			





8.2.37. Get Scanline (45h)

					Cat Car	mlim a						
D/C)/	DEV	MAN	D47.0				D.1		Do.	D.1	Do	UEV
		WRX										HEX
		Î										45h
1	Î	1	XX	X	Х	Х	Х	X	X			Х
1	1	1	XX	0	0	0	0	0	0	GTS [9]	GTS [8]	00
1	1	1	XX	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00
display devi	ice is defin	ed as VSYN	NC + VBP + \	, used to	/FP. The	the displ	ay devid	ce. The to	otal num		an lines	
None												
			la was al Marda			ut Olasa			ity			
						•						
				On, idie	wode O	п, ъвеер	Out					
		_ 3	пеер п					162				
			Stat	lic.		Defa	ult Value	e				
			Siai	us		GT	S [9:0]					
			Power On S	Sequenc	Э	GTS [9	:0]=000	0h				
			SW Reset			GTS [9	:0]=000	0h				
			HW Reset			GTS [9	:0]=000	0h				
		Send 1	Wait 3us Dummy Read	5[9:8]				Pa	rameter Display Action Mode			
	The display display devi denoted as When in Sle	0 1 1 ↑ 1 ↑ The display returns the display device is define denoted as Line 0. When in Sleep Mode,	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	D/CX RDX WRX D17-8 D7 0 1 ↑ XX 0 1 ↑ 1 XX X 1 ↑ 1 XX 0 1 ↑ 1 XX GTS [7] The display returns the current scan line, GTS, used to display device is defined as VSYNC + VBP + VACT + V denoted as Line 0. When in Sleep Mode, the value returned by get_scanline None Statt Normal Mode On, Idle Normal Mode On, Idle Partial Mode On, Idle Partial Mode On, Idle Sleep In Status Power On Sequence SW Reset HW Reset	D/CX RDX WRX D17-8 D7 D6 0 1 ↑ XX 0 1 1 ↑ 1 XX X X X 1 ↑ ↑ 1 XX 0 0 1	0 1 ↑ ↑ XX 0 1 0 1 0 1 1	D/CX	D/CX	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0





8.2.38. Write Display Brightness (51h)

51h					WR	DISBV (W	rite Displ	ay Brightr	ness)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	↑	XX	0	1	0	1	0	0	0	1	51h		
Parameter	1	1	↑	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00		
Description	It should	be chec	ked what	is the rela	brightness ationship b ecification. ralue mean	etween thi	s written v	alue and c					ionship		
Restriction	None														
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
						on, luie	wiode On,	Sieep Out							
Default					Star Power On SW F HW F	Sequence leset		Default V DBV [7 8'h00l 8'h00l	:0] า						
Flow Chart					DBV[70 New Displ Brightnes	lay		¥	Leger Comm Parame Displ Action Mod Seque trans	and ter ay on le ntial					





8.2.39. Read Display Brightness (52h)

52h		Op.u.	, <u> </u>	,,,,,,,,	900	<u>· </u>	ad Display	, Brightno	se Value)				
3211	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VVII X	XX	0	1	0	1	0	0	1	0	52h
1 st Parameter	1	, 1	1	XX	X	X	X	X	X	X	X	X	X
2 nd Parameter	1	<u> </u>	1	XX	DBV[7]	DBV[6]	DBV[5]	DBV[4]	DBV[3]	DBV[2]	DBV[1]	DBV[0]	00
Description	It shou relatior	ld be ch	ecked w	that the re	elationship splay modu	ıle specific	this returne		•		of the disp		ness.
Restriction	(= more	e than 2	RDX cy	rcle) on D	BI Mode.		on the data		e MCU wa	nts to read	d more than	n one para	meter
						St	atus		Avail	ability			
				ı	Normal Mo	de On, Idl	e Mode O	ff, Sleep O		es			
Register				Ī	Normal Mo	de On, Idl	e Mode O	n, Sleep O	ut Y	es			
Availability					Partial Mo	de On, Idle	e Mode Of	f, Sleep O	ut Y	es			
					Partial Mo	de On, Idle	e Mode Or	n, Sleep O	ut Y	es			
					Sleep In					es			
Default					Status Default Val DBV [7:0 Power On Sequence 8'h00h SW Reset 8'h00h HW Reset 8'h00h								
Flow Chart					Send	1 RDDISB 1 st Parame V 2 nd Parame	Dis	Host play	Parra D	egend mmand ameter risplay Action Mode quential ransfer)		






8.2.40. Write CTRL Display (53h)

53h				WR	CTRLD	(Write	Control D	isplay)						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h	
Parameter	1	1	↑	XX	0	0	BCTRL	0	DD	BL	0	0	00	
	This command is used to control display brightness.													
	BCTRL: Brightness Control Block On/Off, This bit is always used to switch brightness for display.													
		0 = Off (Brightness registers are 00h, DBV[70])												
	1 = On (Brightness registers are active, according to the other parameters.)													
	I = Or	i (Brigntne	ss registers	are active, a	ccorain	g to the	otner parar	neters.	1					
	DD: Display	/ Dimming	only for ma	ınual brightne	ess setti	na								
		_	Dimming is	_		9								
			_											
	DD = 1	1: Dispiay	Dimming is	on										
Description	BL: Backlig	ht Control	On/Off											
	0 = Of	0 = Off (Completely turn off backlight circuit. Control lines must be low.)												
	1 = On													
	Dimming fu	nction is a	dapted to th	e brightness	register	s for dis	play when	bit BCT	RL is cha	anged a	t DD=1,	e.g. BC	ΓRL: 0 →	
	1 or 1→ 0.													
		When BL bit change from "On" to "Off", backlight is turned off without gradual dimming, even if dimming-on (DD=1) are												
	I When RI h													
	WHOII BE B	it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual dir	nming, ev	en if di	mming-c	on (DD=1) are	
	selected.	it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual dir	nming, ev	ven if dii	mming-c	on (DD=1) are	
		it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual dir	nming, e	en if dii	mming-c	on (DD=1) are	
	selected.	it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual dir	nming, e	ven if di	mming-c	on (DD=1) are	
Restriction		it change f	rom "On" to	"Off", backlig	ht is tur	ned off	without gra	dual dir	nming, e	ven if di	mming-c	on (DD=1) are	
Restriction	selected.	it change f	rom "On" to	"Off", backlig		ned off	without gra				mming-c	on (DD=1) are	
Restriction	selected.	it change f		"Off", backlig	Sta	atus		F	nming, ev		mming-c	on (DD=1) are	
	selected.	it change f	<u> </u>		Sta On, Idle	atus e Mode	Off, Sleep	Out A	wailabilit		mming-c	on (DD=1) are	
Register	selected.	it change f		Normal Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep	Out Out	vailabilit Yes		mming-c	on (DD=1) are	
Register	selected.	it change f	 N N	Normal Mode Normal Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out Out	vailabilit Yes Yes		mming-c	on (DD=1) are	
Register	selected.	it change f	N	Normal Mode Normal Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out Out	vailabilit Yes Yes Yes		mming-c	on (DD=1) are	
Register	selected.	it change f	N	Normal Mode Normal Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (Out Out Out	vailabilit Yes Yes Yes Yes		mming-c	on (DD=1) are	
Register	selected.	it change f	N	Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (On, Sleep (Out Out Out	vailabilit Yes Yes Yes Yes		mming-c	on (DD=1) are	
Register	selected.	it change f	N	Normal Mode Normal Mode Partial Mode	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode	Off, Sleep On, Sleep Off, Sleep (On, Sleep (Defau	Out Out Out Out Out	Yes Yes Yes Yes Yes Yes		mming-c	on (DD=1) are	
Register Availability	selected.	it change f	1 1 1 2	Normal Mode Normal Mode Partial Mode Partial Mode	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode (Off, Sleep On, Sleep Off, Sleep (On, Sleep (Defau	Out Out Out Out Out Out	Yes Yes Yes Yes Yes Yes	<u>/</u>	mming-c	on (DD=1) are	
Register Availability	selected.	it change f	Power	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode (Off, Sleep On, Sleep Off, Sleep (On, Sleep (Defau	Out Out Out Out Out Out Out Out Out Out	vailability Yes Yes Yes Yes Yes 11	y'	mming-c	on (DD=1) are	
Restriction Register Availability Default	selected.	it change f	Power S	Normal Mode Normal Mode Partial Mode Partial Mode Sleep In Status On Sequence	Sta On, Idle On, Idle On, Idle	atus e Mode e Mode e Mode e Mode a Mode a Mode to the	Off, Sleep On, Sleep Off, Sleep On, Sleep Defau 1	Out Out Out Out Out Out Out Out Out	Yes Yes Yes Yes Yes Yes Yes Yes	y BL bb0	mming-c	on (DD=1) are	












8.2.41. Read CTRL Display (54h)

	RDCTRLD (Read Control Display)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	1	0	0	54h
1 st Parameter	1	↑	1	XX	Χ	Х	Χ	Χ	Х	Χ	Х	Χ	XX
2 nd Parameter	1	↑	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
	BCTRL : E	Brightness Off (Brightne	Control Blo	ock On/Off, rs are 00h) rs are active,		ling to th	e DBV[70] p	aramete	ers.)				
Description	DD: Display Dimming '0' = Display Dimming is off '1' = Display Dimming is on												
	'0' = C			f backlight cir	rcuit. C	ontrol lin	es must be lo	w.)					
	'1' = C)n											
Restriction	The displa	ay module han 2 RDX	cycle) on I				data lines if th	ne MCU	wants to	read m	nore thai	n one pa	aramete
Restriction	The displa	ay module han 2 RDX	cycle) on I	DBI.	param	eter is n					nore than	n one pa	aramete
Restriction	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st	param	eter is no	ot sent).	A	vailability		nore that	n one pa	aramete
	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st	param g de On,	eter is no	ot sent). le Off, Sleep (A Dut	vailability Yes		nore than	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st Normal Moc Normal Moc	param de On, l	eter is no Status dle Mod	ot sent). le Off, Sleep (le On, Sleep (A ^t Out Out	vailability Yes Yes		nore that	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st Normal Moc Normal Moc Partial Mod	param de On, l de On, l	Status dle Mod dle Mod	ot sent). le Off, Sleep Ce Off, Sleep Ce Off, Sleep C	A Dut Dut Dut	vailability Yes Yes Yes		nore than	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st Normal Moc Normal Moc Partial Mod Partial Mod	param de On, l de On, l	Status dle Mod dle Mod	ot sent). le Off, Sleep (le On, Sleep (A Dut Dut Dut	vailability Yes Yes Yes Yes Yes		nore that	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st Normal Moc Normal Moc Partial Mod	param de On, l de On, l	Status dle Mod dle Mod	ot sent). le Off, Sleep Ce Off, Sleep Ce Off, Sleep C	A Dut Dut Dut	vailability Yes Yes Yes		nore that	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	DBI. DSI (The 1st Normal Moc Normal Moc Partial Mod Partial Mod	param de On, l de On, l	Status dle Mod dle Mod	ot sent). le Off, Sleep Ce Off, Sleep Ce Off, Sleep C	A Dut Dut Dut	vailability Yes Yes Yes Yes Yes		nore that	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on I	Normal Moc Normal Moc Normal Moc Partial Mod Partial Mod Sleep In	param de On, l de On, l	Status dle Mod dle Mod	ot sent). le Off, Sleep Ce Off, Sleep Ce Off, Sleep C	Out Out Out Out	vailability Yes Yes Yes Yes Yes		nore than	n one pa	aramete
Register	The displa	ay module han 2 RDX	cycle) on l	Normal Moc Normal Moc Partial Mod Partial Mod Sleep In	param de On, l de On, l e On, l	Status dle Mod dle Mod	e Off, Sleep Ce Off, Sleep Ce On, Sleep Ce On, Sleep C	Dut Dut Dut Dut Dut Dut Dut Dut Dut Dut	vailability Yes Yes Yes Yes Yes	,	nore that	n one pa	aramete
Register Availability	The displa	ay module han 2 RDX	cycle) on l	Normal Moc Normal Moc Normal Moc Partial Mod Partial Mod Sleep In	param de On, l de On, l e On, l	eter is no Status dle Mod dle Mod dle Mod dle Mod	e Off, Sleep Ce Off, Sleep Ce On, Sleep Ce On, Sleep C	A Dut Dut Dut Dut Dut Dut Dut Dut Dut Dut	vailability Yes Yes Yes Yes Yes Yes	L	nore than	n one pa	aramete
Restriction Register Availability Default	The displa	ay module han 2 RDX	cycle) on lis sent on	Normal Moc Normal Moc Partial Mod Partial Mod Sleep In	param de On, l de On, l e On, l	Status dle Mod dle Mod dle Mod dle Mod dle Mod	te Off, Sleep Ce Off, Sleep Ce On, Sleep Ce On, Sleep Ce Default	A Dut Dut Dut Dut Dut Dut Dut Dut Dut Dut	vailability Yes Yes Yes Yes Yes Yes B	L	nore that	n one pa	aramete











8.2.42. Write Content Adaptive Brightness Control (55h)

55h	WRCABC (Write Content Adaptive Brightness Control)												
3311	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	VV □ ∧	XX	0	1	0	1	0	1	0	1	55h
Parameter	1	1	^	XX	0	0	0	0	0	0	C [1]	C [0]	00
rarameter	This com	mand is u		parameters	s for imag	je conte	nt base	d adaptiv	ve brigh	ntness co	ontrol func	tionality.	
Description				С	[1:0]	[Default \	/alue					
					'b00		Off						
				2	'b01	User	Interfa	ce Imag	е				
				2	'b10		Still Pic	ture					
				2	'b11	N	Noving I	mage					
Restriction	None												
			Г		ç	Status			Ava	ilability	1		
				Normal Mo			e Off. S	leep Ou		Yes	1		
Register				Normal Mo				•		Yes			
Availability				Partial Mo						Yes	-		
				Partial Mo	de On, Id	dle Mode	On, SI	eep Out	,	Yes			
				Sleep In					`	Yes			
Default				Power O	tatus n Sequer Reset Reset	nce		efault V C [1:0]= C [1:0]= C [1:0]=	00h 00h				
Flow Chart				1 st param	CABC eter: C[1:					Leger Comm Parame Displ Action Mod Seque trans	ter lay on le ntial		





8.2.43. Read Content Adaptive Brightness Control (56h)

	au Coi	ILCIIL A	aaptive				<u> </u>						
56h				RDCABC (F							_		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<u> </u>	XX	0	1	0	1	0	1	1	0	56h
1 st Parameter	1	<u> </u>	1	XX	Х	Х	Х	Х	Х	Х	X	Х	XX
2 nd Parameter	1	<u></u>	1	XX	0	0	0	0	0	0	C [1]	C [0]	00
Description				he settings f	_	aptive in		nctionalit	_			-	w.
•					b00		Off	aido					
					b01	Hser		e Image					
					b10		Still Pict						
					b11		loving Ir						
							ioving ii	nago					
Restriction	(= more th	nan 2 RDX	cycle) on E	2nd paramet DBI. DSI (The 1st				s if the N	1CU war	nts to re	ad more ti	nan one p	arameter
					St	atus			Availa	bility			
				Normal Mod	e On, Idl	e Mode	Off, Sle	ep Out	Ye	es			
Register				Normal Mod					Ye	es			
Availability				Partial Mode					Ye				
				Partial Mode	On, Idle	e Mode	On, Slee	ep Out	Ye				
			<u>L</u> ;	Sleep In					Ye	es			
Default						се	C C	efault Va [1:0]=00 [1:0]=00)h)h				
Flow Chart				Read R Send 1 st I	Parame	eter	H	ost lay	Par D See	egend omman ameter Display Action Mode	d > > > al		





8.2.44. Write CABC Minimum Brightness (5Eh)

						Back	light Con	trol 1					
D/C	CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
d C)	1	1	XX	0	1	0	1	1	1	1	0	5Eh
r 1		1	^	XX	CMB	CMB	CMB	CMB	CMB	CMB	CMB	CMB	00
1 1	ı	ı		^^	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	00
CM Wh prod	This command is used to set the minimum brightness value of the display for CABC function. CMB[7:0]: CABC minimum brightness control, this parameter is used to avoid too much brightness reduction. When CABC is active, CABC cannot reduce the display brightness to less than CABC minimum brightness setting. Image processing function is worked as normal, even if the brightness cannot be changed. This function does not affect to the other function, manual brightness setting. Manual brightness can be set the display brightness to less than CABC minimum brightness. Smooth transition and dimming function can be worked as normal. When display brightness is turned off (BCTRL=0 of "Write CTRL Display (53h)"), CABC minimum brightness setting is ignored. In principle relationship is that 00h value means the lowest brightness for CABC and FFh value means the highest brightness for CABC.												
						Status	3		Availab	oility			
				No	mal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	i			
				No	mal Mode	On, Idle M	lode On, S	Sleep Out	Yes	i			
				Pa	rtial Mode	On, Idle M	ode Off, S	Sleep Out	Yes	i			
				Pa	rtial Mode	On, Idle M	ode On, S	Sleep Out	Yes	i			
				Sle	ep In				Yes	i			
	Status Default Value CMB [7:0] Power On Sequence 8'h00h SW Reset No Change HW Reset 8'h00h												
					1	Power On SW R	Power On Sequence SW Reset	Power On Sequence SW Reset	Status CMB [7: Power On Sequence 8'h00h SW Reset No Chan	Status CMB [7:0] Power On Sequence 8'h00h SW Reset No Change	Status CMB [7:0] Power On Sequence 8'h00h SW Reset No Change	Status CMB [7:0] Power On Sequence 8'h00h SW Reset No Change	Status CMB [7:0] Power On Sequence 8'h00h SW Reset No Change





8.2.45. Read CABC Minimum Brightness (5Fh)

5Fh		Backlight Control 1													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	1	0	1	1	1	1	1	5Fh		
1 st Parameter	1	1	1	XX	Х	Χ	Χ	Х	Х	Χ	Х	Х	Χ		
2 nd Parameter	1	1	1	XX	CMB [7]	CMB [6]	CMB [5]	CMB [4]	CMB [3]	CMB [2]	CMB [1]	CMB [0]	00		
Description	In princi														
						Status	3		Availat	oility					
				Norr	nal Mode	On, Idle M	lode Off, S	Sleep Out	Yes	6					
Register				Norr	nal Mode	On, Idle M	lode On, S	Sleep Out	Yes	5					
Availability				Part	ial Mode (On, Idle M	ode Off, S	leep Out	Yes	3					
				Part	ial Mode	On, Idle M	ode On, S	leep Out	Yes	3					
				Slee	p In		•	•	Yes	5					
					Sta	tus		Default V	alue						
					Jiu			CMB [7	:0]						
Default				F	Power On	Sequence)	8'h00h	1						
					SW F	Reset		No Char	ige						
					HW F	Reset		8'h00h	1						





8.2.46. Read ID1 (DAh)

DAh						RDID1 (F	Read ID1)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	0	DAh
1 st Parameter	1	1	1	XX	Χ	Х	X	Χ	Х	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX					[7:0]				XX
Description	The 1 st pa	aramete aramete	r is dum	he LCD module's r my data. I module's manufa			nd it is s	pecified	by User				
Restriction													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value											
Default		Status Default Value (Before MTP program) Power On Sequence SW Reset B'h00h MTP value HW Reset B'h00h MTP value MTP value MTP value											
Flow Chart	Power On Sequence 8'h00h MTP value SW Reset 8'h00h MTP value												





8.2.47. Read ID2 (DBh)

DBh						RDID2	(Read ID	2)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	0	1	1	DBh
1 st Parameter	1	1	1	XX	Х	Х	Χ	Х	X	X	X	Χ	Χ
2 nd Parameter	1	1	1	XX	1				ID2 [6:0]]			XX
Description	changes The 1 st pa	each tim aramete aramete can be p	ne a revis r is dumi er is LCD	track the LCD masion is made to a may data. I module/driver was med by MTP fun	the displa	ay, materia	ll or const	ruction s	pecificatio	ons.		greement) and
Restriction													
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default					quence et	(Before N			MTP \	program) value value			
Flow Chart	SW Reset 8'h80h MTP value HW Reset 8'h80h MTP value Legend Command Parameter Driver Display Action 1st Parameter: Dummy Read 2nd Parameter: Send ID2[7:0] Mode Sequential transfer												





8.2.48. Read ID3 (DCh)

DCh						RDID	3 (Read I	D3)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
1 st Parameter	1	1	1	XX	Х	Х	Х	Х	X	Χ	Х	Х	Х
2 nd Parameter	1	1	1	XX				IDS	3 [7:0]				XX
Description Restriction	The 1 st The 2 ^{nt} The ID	parame	eter is du eter is LC e prograr	s the LCD modu mmy data. CD module/drive nmed by MTP fu	r ID.	and It is sp		User.	Availab	oility			
Register Availability		Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes											
Default				SW Re	equence		fault Value MTP pro 8'h00h 8'h00h 8'h00h		(After MTF MTP MTP	value value			
Flow Chart	SW Reset 8'h00h MTP value												





8.3. Description of Level 2 Command

8.3.1. RGB Interface Signal Control (B0h)

B0h					IFMODE (Inte	erface M	ode Cor	ntrol)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	0	0	B0h
Parameter	1	1	↑	xx	ByPass_MODE	RCM [1]	RCM [0]	0	VSPL	HSPL	DPL	EPL	40
Description	Sets the operation status of the display interface. The setting becomes effective as soon as the command is received. EPL: DE polarity ("0"= High enable for RGB interface, "1"= Low enable for RGB interface) DPL: DOTCLK polarity set ("0"= data fetched at the rising time, "1"= data fetched at the falling time) HSPL: HSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) VSPL: VSYNC polarity ("0"= Low level sync clock, "1"= High level sync clock) RCM [1:0]: RGB interface selection (refer to the RGB interface section). ByPass_MODE: Select display data path whether Memory or Direct to Shift register when RGB Interface is used. ByPass_MODE												
Restriction	EXTC	should b	e high to	enable this cor	mmand								
Register Availability	Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes												
Default	Status Default Value ByPass_MODE RCM [1:0] VSPL HSPL DPL EPL Power ON Sequence 1'b0 2'b10 1'b0 1'b0 1'b0 1'b0 SW Reset 1'b0 2'b10 1'b0 1'b0 1'b0 1'b0 HW Reset 1'b0 2'b10 1'b0 1'b0 1'b0 1'b0												





8.3.2. Frame Rate Control (In Normal Mode/Full Colors) (B1h)

B1h				FRMCTR1	(Frame R	ate Cont	rol (In No	rmal Mo	de / Full d	colors))			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	0	1	B1h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVA	\ [1:0]	00
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNA [4:0)]		1B

Formula to calculate frame frequency:

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Normal mode at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNA setting
Division ratio: DIVA setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NA [4:0]		Frame Rate (Hz)
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	NA [4:0]		Frame Rate (Hz)
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVA [1:0]: division ratio for internal clocks when Normal mode.

DIVA	(1:0]	Division Ratio	
0	0	fosc	
0	1	fosc / 2	
1	0	fosc / 4	
1	1	fosc / 8	

RTNA [4:0]: RTNA[4:0] is used to set 1H (line) period of Normal mode at MCU interface.

		RTI	NA [4:0]		Clock per Line
				1		LITIC
(0	0	0	0	0	Setting prohibited
(0	0	0	0	1	Setting prohibited
L	0	0	0	1	0	Setting prohibited
(0	0	0	1	1	Setting prohibited
L	0	0	1	0	0	Setting prohibited
(0	0	1	0	1	Setting prohibited
(0	0	1	1	0	Setting prohibited
L	0	0	1	1	1	Setting prohibited
L	0	1	0	0	0	Setting prohibited
	0	1	0	0	1	Setting prohibited
(0	1	0	1	0	Setting prohibited

		RTI	NA [4:0]		Clock per Line
	0	1	0	1	1	Setting prohibited
	0	1	1	0	0	Setting prohibited
	0	1	1	0	1	Setting prohibited
	0	1	1	1	0	Setting prohibited
	0	1	1	1	1	Setting prohibited
	1	0	0	0	0	16 clocks
L	1	0	0	0	1	17 clocks
	1	0	0	1	0	18 clocks
	1	0	0	1	1	19 clocks
	1	0	1	0	0	20 clocks
	1	0	1	0	1	21 clocks

	RTI	NA [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable	EXTC should be high to enable this command					
			Status			Availability	
		Nor	mal Mode ON, Idle Mode	OFF, Sleep	OUT	Yes	
Register		Nor	mal Mode ON, Idle Mode	e ON, Sleep (TUC	Yes	
Availability		Par	tial Mode ON, Idle Mode	OFF, Sleep (TUC	Yes	
		Par	rtial Mode ON, Idle Mode	ON, Sleep C	DUT	Yes	
			Sleep IN			Yes	
				Defau	lt Valu	e	
			Status	DIVA [1:0]		A [4:0]	
Default			Power ON Sequence	2'b00	5'h	ı1Bh	
			SW Reset	2'b00	5'h	ı1Bh	
		HW Reset		2'b00	5'h	ı1Bh	





8.3.3. Frame Rate Control (In Idle Mode/8 colors) (B2h)

B2h		FRMCTR2 (Frame Rate Control (In Idle Mode / 8I colors))											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	0	1	0	B2h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	0	DIVE	3 [1:0]	00
2 nd Parameter	1	1	↑	XX	0	0	0		F	RTNB [4:0)]		1B

Formula to calculate frame frequency

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Idle mode at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNB setting
Division ratio: DIVB setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NB [4:0]	Frame Rate (Hz)	
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

	RTI	NB [4:0]	Frame Rate (Hz)	
1	1	0	0	0	79
1	1	0	0	1	76
1	1	0	1	0	73
1	1	0	1	1	70(default)
1	1	1	0	0	68
1	1	1	0	1	65
1	1	1	0	1	63
1	1	1	1	1	61

Description

DIVB [1:0]: division ratio for internal clocks when Idle mode.

DIVE	[1:0]	Division Ratio
0	0	fosc
0	1	fosc / 2
1	0	fosc / 4
1	1	fosc / 8

RTNB [4:0]: RTNB[4:0] is used to set 1H (line) period of Idle mode at MCU interface.

	RTI	NB [4:0]		Clock per Line
					LITIE
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

l		RTI	NB [4:0]		Clock per Line
ĺ	0	1	0	1	1	Setting prohibited
	0	1	1	0	0	Setting prohibited
	0	1	1	0	1	Setting prohibited
L	0	1	1	1	0	Setting prohibited
	0	1	1	1	1	Setting prohibited
	1	0	0	0	0	16 clocks
L	1	0	0	0	1	17 clocks
L	1	0	0	1	0	18 clocks
L	1	0	0	1	1	19 clocks
	1	0	1	0	0	20 clocks
	1	0	1	0	1	21 clocks

	RTI	NB [4:0]	Clock per Line	
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable	le this	command					
			Status			Availability		
		Norn	nal Mode ON, Idle Mode	OFF, Sleep	OUT	Yes		
Register		Normal Mode ON, Idle Mode ON, Sleep OUT Yes						
Availability		Partial Mode ON, Idle Mode OFF, Sleep OUT Yes						
		Par	Partial Mode ON, Idle Mode ON, Sleep OUT Yes					
			Sleep IN Yes					
		Г						
			Status	Defau	t Valu	е		
			o.a.ao	DIVB [1:0]	RTN	IB [4:0]		
Default			Power ON Sequence 2'b00 5'h1Bh					
			SW Reset	2'b00	5'l	n1Bh		
			HW Reset	2'b00	5'l	n1Bh		





8.3.4. Frame Rate control (In Partial Mode/Full Colors) (B3h)

B3h				FRMCTR3 (I	Frame Ra	ate Contr	ol (In Pai	rtial Mod	e / Full co	olors))			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	1	1	B3h
1 st Parameter	1	1	1	XX	0	0	0	0	0	0	DIVO	[1:0]	00
2 nd Parameter	1	1	1	XX	0	0	0		F	RTNC [4:0)]		1B

Formula to calculate frame frequency:

Frame Rate= fosc

Clocks per line x Division ratio x (Lines + VBP + VFP)

Sets the division ratio for internal clocks of Partial mode (Idle mode off) at MCU interface.

fosc: internal oscillator frequency(Oscillator/26)

Clocks per line: RTNC setting
Division ratio: DIVC setting
Lines: total driving line number
VBP: back porch line number
VFP: front porch line number

	RTI	NC [4:0]		Frame Rate (Hz)
1	0	0	0	0	119
1	0	0	0	1	112
1	0	0	1	0	106
1	0	0	1	1	100
1	0	1	0	0	95
1	0	1	0	1	90
1	0	1	1	0	86
1	0	1	1	1	83

		RTI	NC [4:0]		Frame Rate (Hz)
Ī	1	1	0	0	0	79
	1	1	0	0	1	76
	1	1	0	1	0	73
	1	1	0	1	1	70(default)
	1	1	1	0	0	68
	1	1	1	0	1	65
	1	1	1	0	1	63
	1	1	1	1	1	61

Description

DIVC [1:0]: division ratio for internal clocks when Partial mode.

DIVC	[1:0]	Division Ratio		
0	0	fosc		
0	1	fosc / 2		
1	0	fosc / 4		
1	1	fosc / 8		

RTNC [4:0]: RTNC [4:0] is used to set 1H (line) period of Partial mode at MCU interface.

	RTI	NC [4:0]		Clock per Line
0	0	0	0	0	Setting prohibited
0	0	0	0	1	Setting prohibited
0	0	0	1	0	Setting prohibited
0	0	0	1	1	Setting prohibited
0	0	1	0	0	Setting prohibited
0	0	1	0	1	Setting prohibited
0	0	1	1	0	Setting prohibited
0	0	1	1	1	Setting prohibited
0	1	0	0	0	Setting prohibited
0	1	0	0	1	Setting prohibited
0	1	0	1	0	Setting prohibited

	RTI	NC [4:0]		Clock per Line
0	1	0	1	1	Setting prohibited
0	1	1	0	0	Setting prohibited
0	1	1	0	1	Setting prohibited
0	1	1	1	0	Setting prohibited
0	1	1	1	1	Setting prohibited
1	0	0	0	0	16 clocks
1	0	0	0	1	17 clocks
1	0	0	1	0	18 clocks
1	0	0	1	1	19 clocks
1	0	1	0	0	20 clocks
1	0	1	0	1	21 clocks

	RTI	NC [4:0]		Clock per Line
1	0	1	1	0	22 clocks
1	0	1	1	1	23 clocks
1	1	0	0	0	24 clocks
1	1	0	0	1	25 clocks
1	1	0	1	0	26 clocks
1	1	0	1	1	27 clocks
1	1	1	0	0	28 clocks
1	1	1	0	1	29 clocks
1	1	1	1	0	30 clocks
1	1	1	1	1	31 clocks





Restriction	EXTC should be high to enable	e this command						
		Ctatus		Availability	1			
		Status Normal Mode ON, Idle Mode	e OFF, Sleep	Availability OUT Yes				
Register			Normal Mode ON, Idle Mode ON, Sleep OUT Yes					
Availability		Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes						
		Partial Mode ON, Idle Mode	_					
		Sleep IN						
		0	Defaul	t Value				
		Status	DIVC [1:0]	RTNC [4:0]				
Default		Power ON Sequence	2'b00	5'h1Bh				
		SW Reset	SW Reset 2'b00 5'h1Bh					
		HW Reset	2'b00	5'h1Bh				





8.3.5. Display Inversion Control (B4h)

B4h		INVTR (Display Inversion Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	1	0	0	B4h
1 st Parameter	1	1	↑	XX	0	0	0	0	0	NLA	NLB	NLC	02
2 nd Parameter	1	1	↑	XX	0	0			NW	[5:0]			00

Display inversion mode set

NLA: Inversion setting in full colors normal mode (Normal mode on)

NLB: Inversion setting in Idle mode (Idle mode on)

NLC: Inversion setting in full colors partial mode (Partial mode on / Idle mode off)

NLA / NLB / NLC	Inversion
0	Line inversion
1	Frame inversion

NW [5:0]: N-line inversion setting in NLA=0, NLB=0 and NLC=0.

N-line Inversion			[5:0]	NW		
1 lines	0	0	0	0	0	0
2 lines	1	0	0	0	0	0
3 lines	0	1	0	0	0	0
4 lines	1	1	0	0	0	0
5 lines	0	0	1	0	0	0
6 lines	1	0	1	0	0	0
7 lines	0	1	1	0	0	0
8 lines	1	1	1	0	0	0
9 lines	0	0	0	1	0	0
10 lines	1	0	0	1	0	0
11 lines	0	1	0	1	0	0
12 lines	1	1	0	1	0	0
13 lines	0	0	1	1	0	0
14 lines	1	0	1	1	0	0
15 lines	0	1	1	1	0	0
16 lines	1	1	1	1	0	0
17 lines	0	0	0	0	1	0
18 lines	1	0	0	0	1	0
19 lines	0	1	0	0	1	0
20 lines	1	1	0	0	1	0
21 lines	0	0	1	0	1	0
22 lines	1	0	1	0	1	0
23 lines	0	1	1	0	1	0
24 lines	1	1	1	0	1	0
25 lines	0	0	0	1	1	0
26 lines	1	0	0	1	1	0
27 lines	0	1	0	1	1	0
28 lines	1	1	0	1	1	0
29 lines	0	0	1	1	1	0
30 lines	1	0	1	1	1	0
31 lines	0	1	1	1	1	0
32 lines	1	1	1	1	1	0

		NW	[5:0]			N-line Inversion
1	0	0	0	0	0	33 lines
1	0	0	0	0	1	34 lines
1	0	0	0	1	0	35 lines
1	0	0	0	1	1	36 lines
1	0	0	1	0	0	37 lines
1	0	0	1	0	1	38 lines
1	0	0	1	1	0	39 lines
1	0	0	1	1	1	40 lines
1	0	1	0	0	0	41 lines
1	0	1	0	0	1	42 lines
1	0	1	0	1	0	43 lines
1	0	1	0	1	1	44 lines
1	0	1	1	0	0	45 lines
1	0	1	1	0	1	46 lines
1	0	1	1	1	0	47 lines
1	0	1	1	1	1	48 lines
1	1	0	0	0	0	49 lines
1	1	0	0	0	1	50 lines
1	1	0	0	1	0	51 lines
1	1	0	0	1	1	52 lines
1	1	0	1	0	0	53 lines
1	1	0	1	0	1	54 lines
1	1	0	1	1	0	55 lines
1	1	0	1	1	1	56 lines
1	1	1	0	0	0	57 lines
1	1	1	0	0	1	58 lines
1	1	1	0	1	0	59 lines
1	1	1	0	1	1	60 lines
1	1	1	1	0	0	61 lines
1	1	1	1	0	1	62 lines
1	1	1	1	1	0	63 lines
1	1	1	1	1	1	64 lines

Restriction

Description

EXTC should be high to enable this command





	[Statu	S			Availability
		Normal Mode ON, Idle M	ode OF	F, Slee	p OUT	Yes
Register		Normal Mode ON, Idle M	lode Ol	N, Sleep	OUT	Yes
vailability		Partial Mode ON, Idle Me	ode OF	F, Sleep	OUT	Yes
		Partial Mode ON, Idle M	ode ON	I, Sleep	OUT	Yes
		Sleep	IN			Yes
		Status		Defa	ult Valu	е
		Sidius	NLA	NLB	NLC	NW [5:0]
Default		Power ON Sequence	1'b0	1'b1	1'b0	6'h00h
		SW Reset	1'b0	1'b1	1'b0	6'h00h
		H/W Reset	1'b0	1'b1	1'b0	6'h00h





8.3.6. Blanking Porch Control (B5h)

B5h	PRCTR (Blanking Porch)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	0	1	0	1	B5h
1 st Parameter	1	1	↑	XX	0				VFP [6:0]				02
2 nd Parameter	1	1	↑	XX	0				VBP [6:0]				02
3 rd Parameter	1	1	↑	XX	0	0 0 HFP [4:0]					0A		
4 th Parameter	1	1	1	XX	0	0	0			HBP [4:0]			14

VFP [6:0] / **VBP [6:0]:** The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch	VFP [6:0] VBP [6:0]	Number of HSYNC of front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
0000110	6	1000110	70
0000111	7	1000111	71
0001000	8	1001000	72
0001001	9	1001001	73
0001010	10	1001010	74
0001011	11	1001011	75
0001100	12	1001100	76
0001101	13	1001101	77
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	126
0111111	63	1111111	127

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HFP [4:0] / **HBP [4:0]**: The HFP [4:0] and HBP [4:0] bits specify the line number of horizontal front and back porch period respectively.

HFP [4:0] HBP [4:0]	Number of DOTCLK of the front/back porch
00000	Setting prohibited
00001	Setting prohibited
00010	2
00011	3
00100	4
00101	5
00110	6
00111	7
01000	8
01001	9
01010	10
01011	11
01100	12
01101	13
01110	14
01111	15

HFP [4:0] HBP [4:0]	Number of DOTCLK of front/back porch
10000	16
10001	17
10010	18
10011	19
10100	20
10101	21
10110	22
10111	23
11000	24
11001	25
11010	26
11011	27
11100	28
11101	29
11110	30
11111	31

*HBP need to setting more than 58 clock and less than 200 clocks in By-pass mode. There is 8 bit setting in HBP register.





Restriction	EXTC should be high to enable this command								
Register Availability			Normal Mode Partial Mode	ON, Idle Mode	e OFF, Sleep O e ON, Sleep Ol OFF, Sleep Ol e ON, Sleep Ol	UT UT UT	vailability Yes Yes Yes Yes Yes Yes		
			Status	VFP [6:0]	Default VBP [6:0]	Value HFP [4	4:0] H	IBP [4:0]	
Default		Power (ON Sequence	7'h02h	7'h02h	5'h0 <i>A</i>		5'h14h	
		SI	N Reset	7'h02h	7'h02h	5'h0 <i>A</i>	λh	5'h14h	
		H	W Reset	7'h02h	7'h02h	5'h0A	Ah	5'h14h	





8.3.7. Display Function Control (B6h)

B6h		DISCTRL (Display Function Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 st Parameter	1	1	1	XX	0	0	0	0	PTG	[1:0]	PT	[1:0]	0A
2 nd Parameter	1	1	1	XX	REV	GS	SS	SM		ISC	[3:0]		82
3 rd Parameter	1	1	1	XX	0	0			NL	[5:0]			27
4 th Parameter	1	1	1	XX	0	0		•	PCDI	V [5:0]			XX

PTG [1:0]: Set the scan mode in non-display area.

PTG1	PTG0	Gate outputs in non-display area	Source outputs in non-display area	VCOM output
0	0	Normal scan	Set with the PT [2:0] bits	VCOMH/VCOML
0	1	Setting prohibited		
1	0	Interval scan	Set with the PT [2:0] bits	
1	1	Setting prohibited		

PT [1:0]: Determine source/VCOM output in a non-display area in the partial display mode.

ОТ	[4.0]	Source output or	non-display area	VCOM output or	non-display area
PI	[1:0]	Positive polarity	Negative polarity	Positive polarity	Negative polarity
0	0	V63	V0	VCOML	VCOMH
0	1	V0	V63	VCOML	VCOMH
1	0	AGND	AGND	AGND	AGND
1	1	Hi-Z	Hi-Z	AGND	AGND

SS: This bit controls MPU to memory write/read direction by column address order.

REV: Select whether the liquid crystal type is normally white type or normally black type.

Description

REV	Liquid crystal type
0	Normally black
1	Normally white

ISC [3:0]: Specify the scan cycle interval of gate driver in non-display area when PTG [1:0] ="10" to select interval scan.

Then scan cycle is set as odd number from 0~29 frame periods. The polarity is inverted every scan cycle.

ISC [3:0]	Scan Cycle	f _{FLM} = 60Hz
0000	1 frame	17ms
0001	3 frames	51ms
0010	5 frames	85ms
0011	7 frames	119ms
0100	9 frames	153ms
0101	11 frames	187ms
0110	13 frames	221ms
0111	15 frames	255ms
1000	17 frames	289ms
1001	19 frames	323ms
1010	21 frames	357ms
1011	23 frames	391ms
1100	25 frames	425ms
1101	27 frames	459ms
1110	29 frames	493ms
1111	31 frames	527ms






GS: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1 → G320
1	G320 → G1

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.



NL [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

		NL	[5:0]			LCD Drive Line
0	0	0	0	0	0	Setting prohibited
0	0	0	0	0	1	16 lines
0	0	0	0	1	0	24 lines
0	0	0	0	1	1	32 lines
0	0	0	1	0	0	40 lines
0	0	0	1	0	1	48 lines

		NL	[5:0]			LCD Driver Line
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines





r	1	,	_	_						_	_				_				
		0	0	0	1	1	0		lines	4	0	1	1	0	1	1	224 line		
		0	0	0	1	1	1		lines		0	1	1	1	0	0	232 line		
		0	0	1	0	0	0		lines		0	1	1	1	0	1	240 line		
		0	0	1	0	0	1		lines		0	1	1	1	1	0	248 line		
		0	0	1	0	1	0		lines		0	1	1	1	1	1	256 line		
		0	0	1	0	1	1		lines		1	0	0	0	0	0	264 line		
		0	0	1	1	0	0		4 lines		1	0	0	0	1	0	272 line		
		0	0	1	1	1	0		2 lines 0 lines		1	0	0	0	1	1	280 line 288 line		
		0	0	1	1	1	1		8 lines		1	0	0	1	0	0	296 line		
		0	1	0	0	0	0		6 lines		1	0	0	1	0	1	304 line		
		0	1	0	0	0	1		4 lines		1	0	0	1	1	0	312 line		
		0	1	0	0	1	0		2 lines		1	0	0	1	1	1	320 line		
		0	1	0	0	1	1		0 lines		·	Ū	Oth		•	•	Setting inh		
		0	1	0	1	0	0		8 lines				<u> </u>	0.0			ootang aan		
				1															
Restriction	EXTC sho	ould be h	nigh 1	to er	nable	· this	; con		rnal fosc=	2>	OC (P	OTCI	LK V+	1)					
									0										
									Status						Ava	ailabi	ility		
Pogistor									, Idle Mod							Yes			
Register									I, Idle Mod							Yes			
Availability					Р	artia	al Mo	de ON,	Idle Mod	e OF	F, S	leep	OUT	Г		Yes			
					F	arti	al M	ode ON	, Idle Mod	le Ol	Ν <u>, S</u> I	еер (<u>JU</u> T			Yes			
									Sleep IN							Yes			
									•					•					
												Defa	rilt V	/alua	,				
			Stat	tus		-	DTC	2 [1:0]	DT [4.0]	Г						21/4	[0.0]	NII IE	71
Default			- A 1 :	_				3 [1:0]	PT [1:0]		EV	GS		SS		SM .	ISC [3:0]	NL [5:	
Default		Power				е		b10	2'b10		'b1	1'b		1'b0		'b0	4'b0010	6'h27	
		5	SW F	Rese	t		2'	b10	2'b10	1	'b1	1'b	0	1'b0	1	'b0	4'b0010	6'h27	
		H	IW F	Rese	t		2'	b10	2'b10	1'	'b1	1'b	0	1'b0	1	'b0	4'b0010	6'h27	1
					_														





8.3.8. Entry Mode Set (B7h)

B7h					E	TMOD	(Entr	y Mode	e Set)					
	D/CX	RDX	WRX	D17-8	D7	D6	Т	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0		1	1	0	1	1	1	B7h
Parameter	1	1	1	XX	0	0		0	0	0	GON	DTE	GAS	07
Description				ition control.	GAS 0 1 1 e driver G1		as fo	Enabl Disab Illows G320 C VC	le Gate Out GH					
Restriction	EXTC	should be	e high to	enable this co	mmand									
Register Availability				Norma Partia	Il Mode ON al Mode ON Il Mode ON, Il Mode ON	I, Idle M	ode C lode (ode C ode C	ON, Sle FF, Sle	ep OUT ep OUT	Availal Yes Yes Yes Yes	6			
Default					Power ON	atus I Seque Reset Reset	nce	GON 1'b1 1'b1 1'b1	DTE 1'b1 1'b1 1'b1	ue GAS 1'b1 1'b1 1'b1				

8.3.9. Backlight Control 1 (B8h)

B8h						Ba	ckligl	nt Cor	ntrol 1				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	0	1	1	1	0	0	0	B8h
Parameter		1	↑	XX	0	0	0	0	TH_UI [3]	TH_UI [2]	TH_UI [1]	TH_UI [0]	04





TH_UI [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the user interface (UI) mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing. TH_UI [3:0] Description TH_UI [3:0] Description 4'0h 4'8h 84% 99% Description 4'1h 98% 4'9h 82% 4'2h 96% 4'Ah 80% 4'3h 94% 4'Bh 78% 4'4h 4'Ch 76% 92% 4'5h 90% 4'Dh 74% 4'6h 4'Eh 72% 88% 4'Fh 4'7h 86% 70% Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Register Yes Availability Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes Default Value Status TH_UI [3:0] Default Power On Sequence 4'b0100 SW Reset No change **HW Reset** 4'b0100





8.3.10. Backlight Control 2 (B9h)

B9h						Back	klight Con	trol 2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	0	1	B9h
Parameter	1	1	1	XX	TH_MV [3]	TH_MV [2]	TH_MV [1]	TH_MV [0]	TH_ST [3]	TH_ST [2]	TH_ST [1]	TH_ST [0]	В8

TH_ST [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the still picture mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.


TH_ST [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_ST [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%

TH_MV [3:0]: These bits are used to set the percentage of grayscale data accumulate histogram value in the moving image mode. This ratio of maximum number of pixels that makes display image white (=data "255") to the total of pixels by image processing.

TH_MV [3:0]	Description
4'0h	99%
4'1h	98%
4'2h	96%
4'3h	94%
4'4h	92%
4'5h	90%
4'6h	88%
4'7h	86%

TH_MV [3:0]	Description
4'8h	84%
4'9h	82%
4'Ah	80%
4'Bh	78%
4'Ch	76%
4'Dh	74%
4'Eh	72%
4'Fh	70%



Description





		Status	Availability	
	Normal Mode O	n, Idle Mode Off, Sleep Out	Yes	
Register	Normal Mode O	n, Idle Mode On, Sleep Out	Yes	
Availability	Partial Mode Or	n, Idle Mode Off, Sleep Out	Yes	
	Partial Mode Or	n, Idle Mode On, Sleep Out	Yes	
	Sleep In		Yes	
	Status	Default Va	lue	
	Status	TH_MV [3:0]	TH_ST [3:0]	
Default	Power On Sequence	4'b1011	4'b1000	
	SW Reset	No change	No change	
	HW Reset	4'b1011	4'b1000	



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.11. Backlight Control 3 (BAh)

BAh							Ba	cklig	ht Control 3				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	0	BAh
Parameter	1	1	1	XX	0	0	0	0	DTH_UI [3]	DTH_UI [2]	DTH_UI [1]	DTH_UI [0]	04

DTH_UI [3:0]: This parameter is used set the minimum limitation of grayscale threshold value in User Icon (UI) image mode.

This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_UI [3:0]	Description
4'0h	252
4'1h	248
4'2h	244
4'3h	240
4'4h	236
4'5h	232
4'6h	228
4'7h	224

DTH_UI [3:0]	Description
4'8h	220
4'9h	216
4'Ah	212
4'Bh	208
4'Ch	204
4'Dh	200
4'Eh	196
4'Fh	192

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.12. Backlight Control 4 (BBh)

BBh						Bacl	klight Con	trol 4					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	0	1	1	BBh
Parameter	1	1	1	XX	DTH_MV [3]	DTH_MV [2]	DTH_MV [1]	DTH_MV [0]	DTH_ST [3]	DTH_ST [2]	DTH_ST [1]	DTH_ST [0]	C9


DTH_ST [3:0]/DTH_MV [3:0]: This parameter is used set the minimum limitation of grayscale threshold value. This register setting will limit the minimum Dth value to prevent the display image from being too white and the display quality is not acceptable.

DTH_ST [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

DTH_ST [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164

DTH_MV [3:0]	Description
4'0h	224
4'1h	220
4'2h	216
4'3h	212
4'4h	208
4'5h	204
4'6h	200
4'7h	196

DTH_MV [3:0]	Description
4'8h	192
4'9h	188
4'Ah	184
4'Bh	180
4'Ch	176
4'Dh	172
4'Eh	168
4'Fh	164



		Status	Availability
		Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register		Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability		Partial Mode On, Idle Mode Off, Sleep Out	Yes
		Partial Mode On, Idle Mode On, Sleep Out	Yes
		Sleep In	Yes
	L	Oldep III	100





	_				
	Chahua	Default Value			
	Status	DTH_MV [3:0]	DTH_ST [3:0]		
Default	Power On Sequence	4'b1100	4'b1001		
	SW Reset	No change	No change		
	HW Reset	4'b1100	4'b1001		






8.3.13. Backlight Control 5 (BCh)

BCh		Backlight Control 5												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	1	1	0	0	BCh	
Parameter	1	1	1	XX	DIM2 [3]	DIM2 [2]	DIM2 [1]	DIM2 [0]	0	DIM1 [2]	DIM1 [1]	DIM1 [0]	44	

DIM1 [2:0]: This parameter is used to set the transition time of brightness level to avoid the sharp brightness transition on vision.

DIM1 [2:0]	Description
3'0h	1 frame
3'1h	1 frame
3'2h	2 frames
3'3h	4 frames
3'4h	8 frames
3'5h	16 frames
3'6h	32 frames
3'7h	64 frames

Description



DIM2 [3:0]: This parameter is used to set the threshold of brightness change.

When the brightness transition difference is smaller than DIM2 [3:0], the brightness transition will be ignored.

For example:

If | brightness B – brightness A| < DIM2 [2:0], the brightness transition will be ignored and keep the brightness A.

Register	
Availability	
•	

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Chahua	Default Value						
Status	DIM2 [3:0]	DIM1 [2:0]					
Power On Sequence	4'b0100	4'b0100					
SW Reset	No change	No change					
HW Reset	4'b0100	4'b0100					



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.14. Backlight Control 7 (BEh)


BEh		Backlight Control 7											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	1	1	0	BEh
Parameter	1	1	1	XX	PWM_ DIV[7]	PWM_ DIV[6]	PWM_ DIV[5]	PWM_ DIV[4]	PWM_ DIV[3]	PWM_ DIV[2]	PWM_ DIV[1]	PWM_ DIV[0]	0F

PWM_DIV [7:0]: PWM_OUT output frequency control. This command is used to adjust the PWM waveform frequency of

PWM_OUT. The PWM frequency can be calculated by using the following equation.

$$f_{PWM_OUT} = \frac{16MHz}{(PWM_DIV[7:0]+1)\times255}$$

PWM_DIV [7:0] **f**_{PWM_OUT} 62.74 KHz 8'h0 31.38 KHz 8'h1 20.915KHz 8'h2 15.686KHz 8'h3 12.549 KHz 8'h4 249Hz 8'hFB 248Hz 8'hFC 247Hz 8'hFD 246Hz 8'hFE 245Hz 8'hFF



Note: The output frequency tolerance of internal frequency divider in CABC is ±10%

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

Status	Default Value
Power On Sequence	PWM_DIV [7:0]=0Fh
SW Reset	No change
HW Reset	PWM_DIV [7:0]=0Fh





8.3.15. Backlight Control 8 (BFh)

BFh							Bac	klight Co	ntrol 2						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2		D1	D0	HEX	
Command	0	1	1	XX	1	0	1	1	1	1		1	1	BFh	
Parameter	1	1	1	XX	0	0	0	0	0	LEDON	NR LI	EDONPOL	LEDPWMPOL	00	
	LEDF	WMPC	L: The	bit is use	ed to de	efine polarit	DPWM s	ignal.							
					BL	LEDPWM	POL		LEDPV	VM pin					
					0	0			C)					
					0	1			1						
					1	0			al polarity						
					1	1		Inverse	ed polarity	of PWN	/I signa	al			
	LEDO	LEDONPOL: This bit is used to control LEDON pin.													
					BL	LEDONP	OL		LEDON	N pin					
Description					0	0			0						
Description					0	1			1						
					1	0		LEDONR							
					1	1		Inversed LEDONR							
	LEDO	ONR: T	nis bit is	used to	Description LEDONR Description 0 Low 1 High										
							Stat	IIS		Δv	ailabil	itv			
					Norm	nal Mode O			, Sleep O		Yes	,			
Register						nal Mode O			•		Yes				
Availability						al Mode O					Yes				
					Parti	al Mode O	n, Idle I	Mode On	, Sleep O	ut	Yes				
					Slee	o In					Yes				
					St.	atus			Default	t Value					
								DONR	LEDON			VMPOL			
Default				Po		Sequence		1'b0	1'b0			b0			
					SW	Reset	No	change	No cha	nge	No ch	nange			
						Reset		1'b0	1'b0			b0			



Description

a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color



8.3.16. Power Control 1 (C0h)

C0h		PWCTRL 1 (Power Control 1)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	↑	XX	1	1	0	0	0	0	0	0	C0h	
1 st Parameter	1	1	↑	XX	0	0	VRH [5:0]							
2 nd Parameter	1	1	1	XX	0	0	0	0 VC [3:0]						

VRH [5:0]: Set the GVDD level, which is a reference level for the VCOM level and the grayscale voltage level.

	'	√RH	[5:0]		GVDD		'	/RH		GVDD		
0	0	0	0	0	0	Setting prohibited	1	0	0	0	0	0	4.45 V
0	0	0	0	0	1	Setting prohibited	1	0	0	0	0	1	4.50 V
0	0	0	0	1	0	Setting prohibited	1	0	0	0	1	0	4.55 V
0	0	0	0	1	1	3.00 V	1	0	0	0	1	1	4.60 V
0	0	0	1	0	0	3.05 V	1	0	0	1	0	0	4.65 V
0	0	0	1	0	1	3.10 V	1	0	0	1	0	1	4.70 V
0	0	0	1	1	0	3.15 V	1	0	0	1	1	0	4.75 V
0	0	0	1	1	1	3.20 V	1	0	0	1	1	1	4.80 V
0	0	1	0	0	0	3.25 V	1	0	1	0	0	0	4.85 V
0	0	1	0	0	1	3.30 V	1	0	1	0	0	1	4.90 V
0	0	1	0	1	0	3.35 V	1	0	1	0	1	0	4.95 V
0	0	1	0	1	1	3.40 V	1	0	1	0	1	1	5.00 V
0	0	1	1	0	0	3.45 V	1	0	1	1	0	0	5.05 V
0	0	1	1	0	1	3.50 V	1	0	1	1	0	1	5.10 V
0	0	1	1	1	0	3.55 V	1	0	1	1	1	0	5.15 V
0	0	1	1	1	1	3.60 V	1	0	1	1	1	1	5.20 V
0	1	0	0	0	0	3.65 V	1	1	0	0	0	0	5.25 V
0	1	0	0	0	1	3.70 V	1	1	0	0	0	1	5.30 V
0	1	0	0	1	0	3.75 V	1	1	0	0	1	0	5.35 V
0	1	0	0	1	1	3.80 V	1	1	0	0	1	1	5.40 V
0	1	0	1	0	0	3.85 V	1	1	0	1	0	0	5.45 V
0	1	0	1	0	1	3.90 V	1	1	0	1	0	1	5.50 V
0	1	0	1	1	0	3.95 V	1	1	0	1	1	0	5.55 V
0	1	0	1	1	1	4.00 V	1	1	0	1	1	1	5.60 V
0	1	1	0	0	0	4.05 V	1	1	1	0	0	0	5.65 V
0	1	1	0	0	1	4.10 V	1	1	1	0	0	1	5.70 V
0	1	1	0	1	0	4.15 V	1	1	1	0	1	0	5.75 V
0	1	1	0	1	1	4.20 V	1	1	1	0	1	1	5.80 V
0	1	1	1	0	0	4.25 V	1	1	1	1	0	0	5.85 V
0	1	1	1	0	1	4.30 V	1	1	1	1	0	1	5.90 V
0	1	1	1	1	0	4.35 V	1	1	1	1	1	0	5.95 V
0	1	1	1	1	1	4.40 V	1	1	1	1	1	1	6.00 V

Note1: Make sure that VC and VRH setting restriction: GVDD \leq (AVDD - 0.5) V.

VC [3:0]: Sets VCI1 regulator voltage.

	VC [3:0]		VCI1 Voltage
0	0	0	0	2.30V
0	0	0	1	2.35V
0	0	1	0	2.40V
0	0	1	1	2.45V
0	1	0	0	2.50V
0	1	0	1	2.55V
0	1	1	0	2.60V
0	1	1	1	2.65V
1	0	0	0	2.70V
1	0	0	1	2.75V
1	0	1	0	2.80V
1	0	1	1	2.85V
1	1	0	0	2.90V
1	1	0	1	2.95V
1	1	1	0	3.00V
1	1	1	1	External VCI

Note: Do not set any higher VCI1 level than VCI - 0.2V.





Restriction	EXTC should be high to enable this command								
Register Availability			Status		Availability				
		Norm	al Mode ON, Idle Mode	OUT	Yes				
		Yes							
		Partial Mode ON, Idle Mode OFF, Sleep OUT							
		Parti	al Mode ON, Idle Mode	TUC	Yes				
			Yes						
				ılt Value					
			Status						
Default			D 0110	VC [3:0]	VRH				
			Power ON Sequence	4'b0000	6'h2	26h			
			SW Reset	4'b0000	6'h2	26h			
			HW Reset	4'b0000	6'h2	26h			





8.3.17. Power Control 2 (C1h)

C1h	PWCTRL 2 (Power Control 2)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	0	0	0	0	1	C1h
Parameter	1	1	1	XX	0	0	0	0		ВТ	[3:0]		00
Description	BT [3:0]: Sets the factor used in the step-up circuits. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor. $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
	EXTC should be high to enable this command												
					Status								
Danista				Normal N	Normal Mode ON, Idle Mode OFF, Sleep OUT					'es			
Register					Normal Mode ON, Idle Mode ON, Sleep OUT Yes								
Availability					Partial Mode ON, Idle Mode OFF, Sleep OUT Yes								
	Partial Mode ON, Idle Mode ON, Sleep OUT									es			
					5	Sleep IN			Y	es			
Default					Power C	Status ON Sequer V Reset V Reset	ice	Default V BT [3:0 4'b000 4'b000 4'b000	0] 00 00				





8.3.18. Power Control 3 (For Normal Mode) (C2h)

C2h		PWCTRL 3 (Power Control 3)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	0	0	0	1	0	C2h	
Parameter	1	1	↑	XX	sync_opt 1	DCA1 [2:0]			sync_opt 0		DCA0 [2:0]			

DCA0 [2:0]: Selects the operating frequency of the step-up circuit 1 for Normal mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.

sync_opt 0: DC0A sync with line or frame

DCA1 [2:0]: Selects the operating frequency of the step-up circuit 2/3/4 for Normal mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consumption. Adjust the frequency taking the trade-off between the display quality and the current consumption into account.

sync_opt 1: DC1A sync with line or frame.

Description

DC	A0 [2	2:0]	Step-up cycle for step-up circuit 1						
0	0	0	fosc / 1						
0	0	1	fosc / 2						
0	1	0	fosc / 4						
0	1	1	fosc / 8						
1	0	0	fosc / 16						
1	0	1	fosc / 32						
1	1	0	fosc / 64						
1	1	1	Setting prohibited						

DC	A1 [2	2:0]	Step-up cycle for step-up circuit 2/3/4
0	0	0	fosc / 2
0 0 1			fosc / 4
0 1 0			fosc / 8
0	1	1	fosc / 16
1	0	0	fosc / 32
1	0	1	fosc / 64
1 1 0			fosc / 128
1	1	1	Setting prohibited

Sync mode	0	1
sync_opt 0	Line sync	Frame sync
sync_opt 1		

Restriction EXTC should be high to enable this command

Register Availability

Status	Availability
Otatus	Availability
Normal Mode ON, Idle Mode OFF, Sleep OUT	Yes
Normal Mode ON, Idle Mode ON, Sleep OUT	Yes
Partial Mode ON, Idle Mode OFF, Sleep OUT	Yes
Partial Mode ON, Idle Mode ON, Sleep OUT	Yes
Sleep IN	Yes

Default

Chahua	Default Value							
Status	DCA0 [2:0] DCA uence 3'b010 3'l at 3'b010 3'l	DCA1 [2:0]						
Power ON Sequence	3'b010	3'b011						
SW Reset	3'b010	3'b011						
HW Reset	3'b010	3'b011						





8.3.19. Power Control 4 (For Idle Mode) (C3h)

C3h	PWCTRL 4 (Power Control 4)														
	D/CX	RDX	WRX	(D17-8	D7	D6	D5		D4		D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0		0		0	0	1	1	C3h
Parameter	1	1	1	XX	1	ı	DCB1 [2:0]			0		DCB0 [2:0)]	B2
Description	enhand frequent DCB1	ces the concy taking [2:0]: Something enhances	drivabiling the telects ances t	he operating frequity of the step-up rade-off between the operating freshe drivability of the drivability of the aking the trade-of	circuit and the display equency o	If the quality and the step of the step of circuit and the step of	ity of d and the o-up cire	ispla curr cuit quali	ay bu ent c 2/3/4 ity of	t increonsul onsul 4 for displ	eases temption in the distribution in the dist	he curre into acco ode. The increase	ent consum ount. e higher s es the curre	tep-up opent consu	ljust the
		DCB0 [2:0] Step-up cycle for step-up circuit 1 DCB1 [2:0] Step-up cycle for step-up circuit 2/3/4												1	
		DCB0			cycle for step-up circuit 1 fosc / 1					Ste	p-up cy			uit 2/3/4	
		0 0			c/1 c/2		0	0	1			foso			1
		0 1			c/4		0	1	0			fosc			
		0 1	+ +		fosc / 8		0	1	1			fosc / 16			
		1 0			fosc / 16		1	0	0			fosc			
		1 0	+ +		fosc / 32 fosc / 64		1	0	1			fosc			_
		1 1			rohibited		1	1	1		9	fosc.	rohibited		1
Restriction	EXTC	should b	e high	to enable this con	nmand										
						Status					Availat	oility			
				Normal	Mode ON		e OFF.	Sle	ep O	UT	Yes				
Register					Mode ON						Yes				
Availability					Mode ON,						Yes				
anaomity					Mode ON						Yes				
						Sleep IN					Yes				
	Default Value														
Default				Po	wer ON S	equence	3'b	010			011				
					SW Re	set		010		3'b	011				
					H/W Re	set		010		3'b	011]			





8.3.20. Power Control 5 (For Partial Mode) (C4h)

C4h		PWCTRL 5 (Power Control 5)													
	D/CX	RDX	WRX	D17-	3 D7	D6		D5	D4	Т	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1		0	0		0	1	0	0	C4h
Parameter	1	1	1	XX	1		DC	C1 [2:0]	1 [2:0] 0 DCC0 [2:0]						B2
Description	DCC0 [2:0]: Selects the operating frequency of the step-up circuit 1 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account. DCC1 [2:0]: Selects the operating frequency of the step-up circuit 2/3/4 for Partial mode. The higher step-up operating frequency enhances the drivability of the step-up circuit and the quality of display but increases the current consum Adjust the frequency taking the trade-off between the display quality and the current consumption into account. DCC0 [2:0] Step-up cycle for step-up circuit 1 0 0 0 0 fosc / 1 0 0 1 fosc / 2 0 1 1 fosc / 4 0 1 0 fosc / 4 0 1 0 fosc / 4 0 1 0 fosc / 16 1 0 0 fosc / 16 1 0 0 fosc / 32 1 1 0 1 fosc / 64 1 1 0 fosc / 64 1 1 0 fosc / 64 1 1 1 0 Fosc / 128 1 1 1 1 Setting prohibited											mption.			
Restriction	EXTC :	should b	e high t	to enable this	command										
Register Availability			Status N, Idle Mod N, Idle Mod I, Idle Mod N, Idle Mod Sleep IN	de C le O de C	DN, Slee FF, Slee	ep OU ep OU	UT JT JT	Availab Yes Yes Yes Yes	5 5 5						
Default	Default Value DCC0 [2:0] DCC1 [2:0] Power ON Sequence 3'b010 3'b011 SW Reset 3'b010 3'b011 HW Reset 3'b010 3'b011														





Q 2 21 VCOM Control 1(C5h)

8.3.21. V	COM/	Con	trol 1(C5h)													
C5h						١	/MCTRL1 (\	vcc	ОМ С	ontrol 1)						
	D/CX	RDX	WRX	D1	7-8	D7	D6	[D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	>	(X	1	1		0	0	0	1	0	1	C5h		
1 st Parameter	1	1	1	>	ΚX	0					VMH [6:0]				31		
2 nd Parameter	1	1	1	>	ΚX	0					VML [6:0]				3C		
	VMH [6:01 : Se	et the VCC	MH vo	ltage.								1				
	_	H [6:0]	VCOMH		VMH [6:01	VCOMH(V)	1	\/\/	IH [6:0]	VCOMH((/)	VMH [6:0]	VCOM	IL(\/)		
		0000	2.700		01000		3.500			00000	4.300	v)	1100000	5.10			
		0001	2.725		01000		3.525			00001	4.325		1100001	5.12			
	000	0010	2.750		01000)10	3.550		10	00010	4.350		1100010	5.1			
		0011	2.775		01000		3.575			00011	4.375		1100011	5.17			
		0100	2.800 2.825		0100		3.600 3.625			00100 00101	4.400 4.425		1100100 1100101	5.20 5.22			
		0110	2.850		0100		3.650			00101	4.423		1100101	5.2			
		0111	2.875		0100		3.675			00111	4.475		1100111	5.2			
		1000	2.900		01010		3.700			01000	4.500		1101000	5.30	00		
		1001	2.925		01010		3.725			01001	4.525		1101001	5.32			
		1010	2.950 2.975		01010		3.750 3.775	_		01010	4.550 4.575		1101010	5.35 5.35			
		1011	3.000		01010		3.800	-		01011 01100	4.600		1101011 1101100	5.40			
		1101	3.025		0101		3.825	1		01101	4.625		1101101	5.42			
	000	1110	3.050		0101	110	3.850		10	01110	4.650		1101110	5.4	50		
		1111	3.075		0101		3.875			01111	4.675		1101111	5.4			
		0000	3.100 3.125		01100		3.900 3.925			10000 10001	4.700 4.725		1110000 1110001	5.50 5.52			
		0001	3.123		01100		3.950	-		10001	4.725		1110001	5.5			
		0011	3.175		01100		3.975			10011	4.775		1110011	5.5			
		0100	3.200		0110		4.000			10100	4.800		1110100	5.60			
		0101	3.225		0110		4.025			10101	4.825		1110101	5.62			
		0110 0111	3.250 3.275		0110		4.050 4.075	-		10110 10111	4.850 4.875		1110110 1110111	5.65 5.65			
		1000	3.300		01110		4.100			11000	4.900		1111000	5.70			
		1001	3.325		01110		4.125			11001	4.925		1111001	5.72			
Description		1010	3.350		01110		4.150			11010	4.950		1111010	5.7			
·		1011	3.375		01110		4.175	4		11011	4.975		1111011	5.7			
		1100 1101	3.400 3.425		0111		4.200 4.225	-		11100 11101	5.000 5.025		1111100 1111101	5.80 5.82			
		1110	3.450		0111		4.250			11110	5.050		1111110	5.8			
	001	1111	3.475		01111		4.275		10	11111	5.075		1111111	5.87			
		3:0] : Se	et the VCC		tage VML	[6:0]	VCOML(V)	1	VM	IL [6:0]	VCOML(V	<u>7</u>] [VML [6:0]	VCOML	_(V)		
		000000	-2.50		0100		-1.700			00000	-0.900		1100000	-0.10			
		00001	-2.47		0100		-1.675	1		00001	-0.875	_	1100001	-0.07			
		00010	-2.45 -2.42		0100		-1.650 -1.625			00010 00011	-0.850 -0.825		1100010	-0.05 -0.02			
		00011	-2.42		0100		-1.625	1		00110	-0.825	⊣	1100011	-0.02	5		
		00101	-2.37		0100		-1.575		_	00101	-0.775		1100101	Reserv	ed		
		00110	-2.35		0100		-1.550]		00110	-0.750	_] [1100110	Reserv			
		00111	-2.32		0100		-1.525			00111	-0.725	4	1100111	Reserv			
		01000	-2.30 -2.27		0101		-1.500 -1.475		_	01000 01001	-0.700 -0.675	$\dashv \vdash$	1101000	Reserv Reserv			
		01010	-2.25		0101		-1.473	1		01010	-0.650	$\dashv \dagger$	1101001	Reserv			
	00	01011	-2.22	5	0101		-1.425	1		01011	-0.625		1101011	Reserv			
		01100	-2.20		0101		-1.400	1		01100	-0.600	_ [1101100	Reserv			
	<u> </u>	01101	-2.17		0101		-1.375			01101	-0.575	- 	1101101	Reserv			
		01110	-2.15 -2.12		0101		-1.350 -1.325			01110 01111	-0.550 -0.525		1101110	Reserv Reserv			
		10000	-2.12		0110		-1.323			10000	-0.523	$\dashv \mid$	1110000	Reserv			
		10001	-2.07		0110		-1.275			10001	-0.475		1110001	Reserv			
		10010	-2.05		0110		-1.250	1		10010	-0.450	_ [1110010	Reserv			
	00	10011	-2.02	5	0110	U11	-1.225		10	10011	-0.425		1110011	Reserv	rea		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.





	0040465	0.000	0440465	4.000	1	1010100	0.400	1110:00	T.B T				
	0010100	-2.000	0110100	-1.200	_	1010100	-0.400	1110100					
	0010101	-1.975	0110101	-1.175		1010101	-0.375	1110101					
	0010110	-1.950	0110110	-1.150		1010110	-0.350	1110110					
	0010111	-1.925	0110111	-1.125		1010111	-0.325	1110111					
	0011000	-1.900	0111000	-1.100		1011000	-0.300	1111000	Reserved				
	0011001	-1.875	0111001	-1.075		1011001	-0.275	1111001	Reserved				
	0011010	-1.850	0111010	-1.050		1011010	-0.250	1111010	Reserved				
	0011011	-1.825	0111011	-1.025		1011011	-0.225	1111011	Reserved				
	0011100	-1.800	0111100	-1.000		1011100	-0.200	1111100	Reserved				
	0011101	-1.775	0111101	-0.975		1011101	-0.175	1111101	Reserved				
	0011110	-1.750	0111110	-0.950		1011110	-0.150	1111110	Reserved				
	0011111	-1.725	0111111	-0.925		1011111	-0.125	1111111	Reserved				
Restriction	EXTC should be	EXTC should be high to enable this command											
				Status	3		Availabilit	y					
			Normal Mode	ON, Idle Mo	ode O	FF, Sleep Ol	JT Yes						
Register			Normal Mode	ON, Idle Mo	ode O	N, Sleep OU	T Yes						
Availability			Partial Mode	ON, Idle Mo	de OF	F, Sleep OU	T Yes						
			Partial Mode	ON, Idle Mo	de O	N, Sleep OU	T Yes						
				Sleep I	N	•	Yes						
			Status Default Value										
					VM	H [6:0]	VML [6:0]						
Default			Power ON	Sequence	7	'h31	7'h3C						
			SW F	Reset	7	'h31	7'h3C						
			HW	Rest	7	'h31	7'h3C						
I	I												





8.3.22. VCOM Control 2(C7h)

C7h		VMCTRL1 (VCOM Control 1)											
	D/CX	X RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX											
Command	0	1	1	XX	1	1	0	0	0	1	1	1	C7h
Parameter	1	1	1	XX	nVM	VMF [6:0] C0							

nVM: nVM equals to "0" after power on reset and VCOM offset equals to program MTP value. When nVM set to "1", setting of VMF [6:0] becomes valid and VCOMH/VCOML can be adjusted.

VMF [6:0]: Set the VCOM offset voltage.

	Time [O.O]. Cot the t	OOW ONSCE	vonago.					
		VMF[6:0]	VCOMH	VCOML		VMF[6:0]	VCOMH	VCOML
		0000000	VMH	VML		1000000	VMH	VML
		0000001	VMH – 63	VML – 63		1000001	VMH + 1	VML + 1
		0000010	VMH – 62	VML – 62		1000010	VMH + 2	VML + 2
		0000011	VMH – 61	VML – 61		1000011	VMH + 3	VML + 3
		0000100	VMH – 60	VML – 60		1000100	VMH + 4	VML + 4
		0000101	VMH – 58	VML – 58		1000101	VMH + 5	VML + 5
		0000110	VMH – 58	VML – 58		1000110	VMH + 6	VML + 6
		0000111	VMH – 57	VML – 57		1000111	VMH + 7	VML + 7
		0001000	VMH – 56	VML - 56		1001000	VMH + 8	VML + 8
		0001001	VMH – 55	VML - 55		1001001	VMH + 9	VML + 9
		0001010	VMH – 54	VML - 54		1001010	VMH + 10	VML + 10
		0001011	VMH – 53	VML - 53	 	1001011	VMH + 11	VML + 11
		0001100	VMH – 52 VMH – 51	VML - 52 VML -51	 	1001100	VMH + 12 VMH + 13	VML + 12 VML + 13
		0001101	VMH – 51	VML – 50		1001101	VMH + 14	VML + 13
		0001110	VMH – 30	VML – 30		1001111	VMH + 14 VMH + 15	
		0010000	VMH – 48	VML – 48	l	1010000	VMH + 16	VML + 15 VML + 16
		0010000	VMH – 47	VML – 47	 	1010000	VMH + 17	VML + 17
		0010001	VMH – 46	VML – 46		1010001	VMH + 18	VML + 17
		0010010	VMH – 45	VML – 45	l	1010010	VMH + 19	VML + 19
		0010110	VMH – 44	VML – 44		1010100	VMH + 20	VML + 20
		0010101	VMH – 43	VML – 43		1010101	VMH + 21	VML + 21
Description		0010110	VMH – 42	VML – 42		1010110	VMH + 22	VML + 22
		0010111	VMH – 41	VML – 41		1010111	VMH + 23	VML + 23
		0011000	VMH – 40	VML – 40		1011000	VMH + 24	VML + 24
		0011001	VMH – 39	VML – 39		1011001	VMH + 25	VML + 25
		0011010	VMH – 38	VML – 38		1011010	VMH + 26	VML + 26
		0011011	VMH – 37	VML – 37		1011011	VMH + 27	VML + 27
		0011100	VMH – 36	VML – 36		1011100	VMH + 28	VML + 28
		0011101	VMH – 35	VML – 35		1011101	VMH + 29	VML + 29
		0011110	VMH – 34	VML – 34		1011110	VMH + 30	VML + 30
		0011111	VMH – 33	VML – 33		1011111	VMH + 31	VML + 31
		0100000	VMH – 32	VML – 32		1100000	VMH + 32	VML + 32
		0100001	VMH – 31	VML – 31		1100001	VMH + 33	VML + 33
		0100010	VMH – 30	VML – 30		1100010	VMH + 34	VML + 34
		0100011	VMH – 29	VML – 29		1100011	VMH + 35	VML + 35
		0100100	VMH – 28	VML – 28		1100100	VMH + 36	VML + 36
		0100101	VMH – 27	VML – 27		1100101	VMH + 37	VML + 37
		0100110	VMH – 26	VML – 26		1100110	VMH + 38	VML + 38
		0100111	VMH – 25	VML – 25		1100111	VMH + 39	VML + 39
		0101000	VMH – 24	VML – 24		1101000	VMH + 40	VML + 40
		0101001	VMH – 23	VML – 23		1101001	VMH + 41	VML + 41
		0101010	VMH – 22	VML – 22		1101010	VMH + 42	VML + 42
		0101011	VMH – 21	VML – 21		1101011	VMH + 43	VML + 43
		0101100	VMH – 20	VML – 20		1101100	VMH + 44	VML + 44
		0101101	VMH – 19	VML – 19		1101101	VMH + 45	VML + 45
		0101110	VMH – 18	VML – 18		1101110	VMH + 46	VML + 46
		0101111	VMH – 17	VML – 17		1101111	VMH + 47	VML + 47
		0110000	VMH – 16	VML - 16		1110000	VMH + 48	VML + 48
		0110001	VMH – 15	VML – 15		1110001	VMH + 49	VML + 49
		0110010	VMH - 14	VML - 14	 	1110010	VMH + 50	VML + 50
		0110011	VMH – 13	VML – 13		1110011	VMH + 51	VML + 51





				_		_				
	0110100) VMH – 12	VML – 12		1110100	VN	1H + 52	VML	- + 52	
	011010	1 VMH – 11	VML - 11		1110101	٧N	1H + 53	VML	- + 53	
	0110110	VMH – 10	VML - 10		1110110	V٨	1H + 54	VML	- + 54	
	011011	1 VMH – 9	VML – 9		1110111	٧N	1H + 55	VML	- + 55	
	0111000	8 – HMV	VML – 8		1111000	V٨	1H + 56	VML	- + 56	
	011100	1 VMH – 7	VML – 7		1111001	٧N	1H + 57	VML	- + 57	
	0111010) VMH – 6	VML – 6		1111010	VN	1H + 58	VML	- + 58	
	011101	1 VMH – 5	VML – 5		1111011	٧N	1H + 59	VML	- + 59	
	0111100	VMH – 4	VML – 4		1111100	V٨	1H + 60	VML	- + 60	
	011110	1 VMH – 3	VML – 3		1111101		1H + 61	VML	- + 61	
	0111110) VMH – 2	VML – 2		1111110	V٨	1H + 62	VML	- + 62	
	011111	1 VMH – 1	VML – 1		1111111	٧N	1H + 63	VML	- + 63	
Restriction	EXTC should be high to enable	e this command								
	i		01-1				A !! - !- !	The second		
			Status				Availabi	lity		
Pagistar		Normal Mode (Yes			
Register		Normal Mode (ON, Idle M	ode	ON, Sleep	OUT	Yes			
Availability		Partial Mode C	N, Idle Mo	de C	FF, Sleep	OUT	Yes			
,		Partial Mode C	ON, Idle Mo	de (DN, Sleep	TUC	Yes			
			Sleep I	N			Yes			
			О.ООР.							
					Defau	ılt Valu	е			
		Status	}		nVM	۷N	ИF [6:0]			
Default		Power ON Se	equence		1'b1		"h40h			
		SW Res	•		1'b1	7	"h40h			
		HW Res			1'b1		"h40h			
						•				





8.3.23. NV Memory Write (D0h)

D0h					N	IVMWF	R (N\	/ Memory	y Write)				
	D/CX	RDX	WRX	D17-8	D7	Т	06	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1		1	0	1	0	0	0	0	D0h
1 st Parameter	1	1	↑	XX	0	(0	0	0	0	PC	M_ADR	2:0]	00
2 nd Parameter	1	1	↑	XX					PGM_	_DATA [7:0			-	XX
	This co	mmand	is used to	program the I	NV memo	ory dat	ta. Aft	er a succ	essful	MTP oper	ation, the i	nformatior	of PGM_	DATA
	[7:0] wi	ill progra	mmed to	NV memory.										
	PGM_	ADR [2:0	0] : The se	lect bits of ID1	, ID2, ID	3 and \	VMF	[6:0] prog	ırammir	ng.				
				501	10010	a, I =								
Decemention					_ADR [2		rogra			ory Selec	ion			
Description				0		0			ogramr					
				0		0			ogramr					
				1		0		VMF [6:0]	ogramr					
				Others Reserved										
	PGM_I	DATA [7:0]: The programmed data.												
Restriction	EXTC :	should b	e high to	enable this cor	nmand									
						Sta	atus			Avail	ability			
				Normal	Mode Ol	N, Idle	Mod	e OFF, SI	eep Ol		es			
Register								e ON, Sle			es			
Availability				Partial	Mode ON	N, Idle I	Mode	OFF, Sle	eep OU	JT Y	es			
				Partial	Mode Ol	N, Idle	Mod	e ON, Sle	ep OU	T Y	es			
						Slee	ep IN			Y	es			
				Default Value										
				Status PGM_ADR [2:0] PGM_DATA [7:0]										
Default	Power ON Sequence 3'b000									MTP va	lue			
				SV	V Reset			3'b000		MTP va	lue			
				HV	V Reset			3'b000		MTP va	lue			





8.3.24. NV Memory Protection Key (D1h)

D1h		NVMPKEY (NV Memory Protection Key)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	0	1	0	0	0	1	D1h
1 st Parameter	1	1	1	XX				KEY [2	23:16]				55h
2 nd Parameter	1	1	1	XX				KEY [15:8]				AAh
3 rd Parameter	1	1	↑	XX				KEY	[7:0]				66h
Description	_	- 466h to		y programming	•	•				•			ning will
Restriction	EXTC	should be high to enable this command											
Register		Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes											
Availability						· · · · · · · · · · · · · · · · · · ·	·	Sleep OUT	Yes				
				1 ailia	i wode O	Sleep		Sieep Oo i	Yes				
						Оюсор			100				
Default		Status Default Value Power ON Sequence KEY [23:0]=55AA66h SW Reset KEY [23:0]=55AA66h HW Reset KEY [23:0]=55AA66h											





8.3.25. I	VV Me	mory	Statu	s Read (D2	h)							
D2h					RDNVM (N	IV Me	mory S	tatus Read)			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	
Command	0	1	↑	XX	1	1	0	1	0	0	1	
st Parameter	1	1	1	XX	Х	Χ	Χ	Х	Χ	Χ	Х	_
^d Parameter	1	1	1	XX	0	ID	2_CNT	[2:0]	0	I	D1_CN7	Γ
rd Parameter	1	1	1	XX	BUSY	٧N	IF_CNT	[2:0]	0	I	D3_CN1	Γ
Description	automa	atically afte	er writing		[7:0] to NV [2:0] / ID2 [2:0] / VM Status 0 0 1 1	mem	ory. [2:0]	Desc Avail	ription ability grammed med 1 tim ned 2 time	e ess	. The bi	ts
						he St	atus of I	NV Memory				
				l	1		Bus	у				
Restriction	EXTC s	should be	high to e	enable this comm	and							
					Sta	atus			Availabi	ility		
				Normal Mo	de ON, Idle	Mode	OFF, S	Sleep OUT	Yes			
Register					de ON, Idle				Yes			
Availability					de ON, Idle				Yes			
,					de ON, Idle				Yes			
					Slee	ep IN			Yes			
												_
				Status				Default Valu	е			
				Sidius	ID3_CNT	· ID	2_CNT	ID1_CNT	VMF_	CNT	BUSY	
Default			Powe	er ON Sequence	Х		Χ	X	X		Χ	

Χ

SW Reset

HW Reset





8.3.26. Read ID4 (D3h)

D3h		RDID4 (Read ID4)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	0	1	0	0	1	1	D3h
1 st Parameter	1	1	1	XX	Х	Χ	Х	Х	Χ	Х	Х	Х	XX
2 nd Parameter	1	1	1	XX	Χ	Χ	Χ	Х	Χ	X	Х	X	XX
3 rd Parameter	1	1	1	XX	Х	Х	Х	Х	Χ	Х	Х	Х	XX
4 th Parameter	1	1	1	XX	0	1	0	0	0	0	0	0	40h
	Read I	C device	e code.										
Description	The 1 st	parame	eter is dun	nmy read period	l.								
	The 4 th	parame	eter mean	the IC model na	ame.								
Restriction	EXTC :	should b	e high to	enable this com	nmand								
						Status			Availa	bility			
Pogiator								leep OUT					
Register					Mode ON				Ye	S			
Availability					Node ON,				Ye				
				Partial I	Mode ON.			eep OUT	Ye				
						Sleep IN			Ye	S			
		Status Default Value											
Default					Power	ON Sequ	ence 2	4'hXXXX4	0h				
Doladit		SW Reset 24'hXXXX40h											
					H	W Reset	2	4'hXXXX4	0h				
İ													





8.3.27. Positive Gamma Correction (E0h)

E0h		PGAMCTRL (Positive Gamma Control)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	0	E0h
1 st Parameter	1	1	1	XX	Х	Х	Х	Х		VP63	[3:0]		0F
2 nd Parameter	1	1	1	XX	Х	Х			VP62	[5:0]			22
3 rd Parameter	1	1	↑	XX	Х	Χ			VP61	[5:0]			1F
4 th Parameter	1	1	1	Χ	Х	Х	Х	Χ		VP59	[3:0]		0A
5 th Parameter	1	1	↑	XX	Х	Χ	Х		\	VP57 [4:0]			0E
6 th Parameter	1	1	1	XX	Х	Χ	Х	X		VP50	[3:0]		06
7 th Parameter	1	1	1	XX	Х			\	'P43 [6:0]				4D
8 th Parameter	1	1	1	XX		VP27	[3:0]			VP36	[3:0]		76
9 th Parameter	1	1	1	XX	Х			١	/P20 [6:0]				3B
10 th Parameter	1	1	1	XX	X	Х	Х	Х		VP13	[3:0]		03
11 th Parameter	1	1	1	XX	Х	Х	Х			VP6 [4:0]			0E
12 th Parameter	1	1	1	XX	X	Х	Х	Χ		VP4	[3:0]		04
13 th Parameter	1	1	1	XX	X	Х			VP2	[5:0]			13
14 th Parameter	1	1	1	XX	Х	XX			VP1	[5:0]			0E
15 th Parameter	1	1	1	XX	Х	Х	X	X		VP0	[3:0]		0C
Description Restriction	VP63 is	0 is the maximum Gamma output voltage in positive polarity. 63 is the minimum Gamma output voltage in positive polarity. TC should be high to enable this command											
1100111011011													
						Status			Availa	bility			
				Norma	l Mode Ol	N, Idle Mo	de OFF, S	Sleep OUT	Ye	s			
Register				Norma	al Mode O	N, Idle Mo	de ON, S	leep OUT	Ye	S			
Availability				Partial	Mode ON	l, Idle Mod	de OFF, S	leep OUT	Ye	S			
				Partia	I Mode Of	N, Idle Mo	de ON, S	eep OUT	Ye	S			
						Sleep II	٧		Ye	S			
Default													





8.3.28. Negative Gamma Correction (E1h)

E1h		NGAMCTRL (Negative Gamma Correction)											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	0	0	0	1	E1h
1 st Parameter	1	1	1	XX	Х	Χ	Х	Х		VN0	[3:0]		0C
2 nd Parameter	1	1	1	XX	Х	Χ			VN1	[5:0]			23
3 rd Parameter	1	1	1	XX	Х	Χ			VN2	[5:0]			26
4 th Parameter	1	1	1	XX	Х	Χ	Х	Х		VN4	[3:0]		04
5 th Parameter	1	1	1	XX	Х	Χ	Х		,	VN6 [4:0]			10
6 th Parameter	1	1	1	XX	Х	Χ	X	X		VN13	[3:0]		04
7 th Parameter	1	1	1	XX	Х			V	/N20 [6:0]				39
8 th Parameter	1	1	1	XX		VN36	[3:0]			VN27	[3:0]		24
9 th Parameter	1	1	1	XX	Х			V	/N43 [6:0]				4B
10 th Parameter	1	1	1	XX	Х	Χ	Χ	Х		VN50			03
11 th Parameter	1	1	1	XX	Х	Χ	Χ	1	\	/N57 [4:0]			0B
12 th Parameter	1	1	1	XX	Х	Х	Χ	X		VN59	[3:0]		0B
13 th Parameter	1	1	1	XX	Х	Х			VN61	[5:0]			33
14 th Parameter	1	1	1	XX	Х	Х			VN62				37
15 th Parameter	1	1	1	XX	X	Χ	Χ	Χ		VN63	[3:0]		0F
Description Restriction	VN0 is	the min	imum Ga	Samma output von	oltage in n		-						
						Status			Availal	oility			
				Norma	I Mode OI		de OFF. S	Sleep OUT					
Register								leep OUT	Yes				
Availability					Mode ON				Yes				
rtvalidoliity					Mode ON				Yes				
						Sleep II			Yes				
						- 1							
Default													





8.3.29. Digital Gamma Control 1 (E2h)

E2h					DGAM	CTRL (Dig	ital Gam	ma Co	ontro	l 1)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0		0	0	1	0	E2h
1 st Parameter	1	1	1	XX		RCA0	[3:0]				BC	A0 [3:0]		XX
:	1	1	1	XX		RCAx	[3:0]				BC	Ax [3:0]		XX
16 th Parameter	1	1	1	XX		RCA1	5 [3:0]				BCA	15 [3:0]		XX
Description				-	tment registe									
Restriction	EXTC	should b	e high to	enable thi	s command									
Register Availability		Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes Normal Mode ON, Idle Mode ON, Sleep OUT Yes Partial Mode ON, Idle Mode OFF, Sleep OUT Yes Partial Mode ON, Idle Mode ON, Sleep OUT Yes Sleep IN Yes												
		Status Default Value RCAx [3:0] BCAx [3:0]												
Default					Power ON	Sequence	ТВ	D		ΓBD				
					SW R	leset	ТВ	D	7	ΓBD				
	HW Reset TBD TBD													





8.3.30. Digital Gamma Control 2(E3h)

E3h		DGAMCTRL (Digital Gamma Control 2)												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4		D3	D2	D1	D0	HEX
Command	0	1	↑	XX	1	1	1	0		0	0	1	1	E3h
1 st Parameter	1	1	↑	XX		RFA0	[3:0]				BF	A0 [3:0]		XX
:	1	1	↑	XX		RFAx	[3:0]				BF	Ax [3:0]		XX
64 rd Parameter	1	1	↑	XX		RFA63	3 [3:0]				BFA	63 [3:0]		XX
Description			0]: Gamma Micro-adjustment register for red gamma curve. 0]: Gamma Micro-adjustment register for blue gamma curve. Duld be high to enable this command											
Restriction	EXTC	should b	nould be high to enable this command											
		Status Availability Normal Mode ON, Idle Mode OFF, Sleep OUT Yes												
Register					nal Mode O					Ye				
Availability					al Mode ON	•	•	-		Ye				
Availability					ial Mode Of						es			
						Sleep IN				Ye	es			
						•				•				
		Status Default Value												
					Sia	ius	RFAx	[3:0]	BFA	x [3:0]				
Default				_	Power ON	Sequence	TE	BD.	Т	BD				
					SW F		TE			BD				
				L	HW F	Reset	TE	BD.	T	BD				





8.3.31. 3-Gamma Control (F2h)

E3h					3G	AMCTRL	(3 Gam	ma Cont	trol)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3		D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0		0	1	0	F2h
1 st Parameter	1	1	1	XX	Х	Х	Χ	Х	Х		Χ	En_dith	En_3g	10
Description	_			-Gamma functi										
	En_dith	n: Enabi	le bit for	dithering functi	on									
Restriction	EXTC:	should b	oe high to	o enable this co	mmand									
						Status			А	vaila	ability			
		Normal Mode ON, Idle Mode OFF, Sleep OUT Yes												
Register				Norma	l Mode O	N, Idle M	ode ON,	, Sleep O	UT	Ye	es			
Availability				Partial	Mode Of	N, Idle Mo	de OFF,	, Sleep O	UT	Ye	es			
				Partial	Mode O	N, Idle Mo	de ON,	Sleep O	UT	Ye	es			
						Sleep I	N			Ye	es			
		Default Value												
						Status		En_dith	En_3g	1				
Default					Power	ON Sequ	ence	1'b1	1'b0					
					S	W Reset		1'b1	1'b0					
					Н	W Reset		1'b1	1'b0					





8.3.32. Interface Control (F6h)

F6h						IFCTL (16bits Data	Format Sele	ction)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
1 st Parameter	1	1	1	XX	MY_ EOR	MX_ EOR	MV_ EOR	0	BGR_ EOR	0	0	WE MODE	01
2 nd Parameter	1	1	1	XX	0	0	EPF [1]	EPF [0]	0	0	MDT [1]	MDT [0]	00
3 rd Parameter	1	1	1	XX	0	0	ENDIAN	0	DM [1]	DM [0]	RM	RIM	00

MY_EOR / MX_EOR / MV_EOR / BGR_EOR:

The set value of MADCTL is used in the IC is derived as exclusive OR between 1st Parameter of IFCTL and MADCTL Parameter.

MDT [1:0]: Select the method of display data transferring.

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.


WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

ENDIAN: Select Little Endian Interface bit. At Little Endian mode, the host sends LSB data first.

ENDIAN	Data transfer Mode
0	Normal (MSB first, default)
1	Little Endian (LSB first)

Note: Little Endian is valid on only 65K 8-bit and 9-bit MCU interface mode.

Description



DM [1:0]: Select the display operation mode.

	DM [1]	DM [0]	Display Operation Mode				
	0 0 0		Internal clock operation				
			RGB Interface Mode				
	1	0	VSYNC interface mode				
	1	1	Setting disabled				

The DM [1:0] setting allows switching between internal clock operation mode and external display interface operation mode.

However, switching between the RGB interface operation mode and the VSYNC interface operation mode is prohibited.





RM: Select the interface to access the GRAM.


Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

RIM: Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
_	110 (262K color)	6- bit RGB interface (3 transfer/pixel)
1	101 (65K color)	6- bit RGB interface (3 transfer/pixel)

EPF [1:0]: 65K color mode data format.



EPF [1:0]	Expand 16 bbp (R,G,B) to 18bbp (R,G,B)
00	MSB is inputted to LSB r [5:0] = {R [4:0], R [4]} g [5:0] = {G [5:0]} b [5:0] = {B [4:0], B [4]}





		r [5:0] = {I g [5:0] = {I b [5:0] = { Exception R [4:0], B	G [5:0]} B [4:0], 0} i: [4:0] = 5'h1F → r [5:0], b[5:0] = 6'	h3F						
		r [5:0] = {I g [5:0] = { b [5:0] = { Exception	1" is inputted to LSB [5:0] = {R [4:0], 1} [5:0] = {G [5:0]} [5:0] = {B [4:0], 1}								
		Case 1: F Case 2: F Case 3: F	Compare R [4:0], G [5:1], B [4:0] case: Case 1: R=G=B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]} Case 2: R=B \neq G \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 3: R=G \neq B \rightarrow r [5:0] = {R [4:0], G [0]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], B [0]} Case 4: B=G \neq R \rightarrow r [5:0] = {R [4:0], R [4]}, g [5:0] = {G [5:0]}, b [5:0] = {B [4:0], G [0]}								
Restriction	EXTC	EXTC should be high to enable this command									
Status Availability											
			Normal Mode O		FF, Sleep O						
Register			Normal Mode C								
Availability			Partial Mode Of	N, Idle Mode OI	FF, Sleep O	UT Yes					
			Partial Mode O		N, Sleep Ol						
				Sleep IN		Yes					
					Defaul	t Value					
		Status	EPF [1:0]	MDT [1:0]	ENDIAN	WEMODE	DM [1:0]	RM	RIM		
Default		Power ON Sequence	e 2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0		
	i i		2'b00	2'b00	1'b0	1'b1	2'b00	1'b0	1'b0		
20.001		SW Reset	2 500								






9. Display Data RAM

9.1. Configuration

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous panel read and interface read or write display data to the same location of the frame memory.








9.2. Memory to Display Address Mapping

9.2.1. Normal Display ON or Partial Mode ON, Vertical Scroll Mode OFF

In this mode, the content of frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0)










9.2.2. Vertical Scroll Mode

There is a vertical scrolling mode, which is determined by the commands "Vertical Scrolling Definition" (33h) and "Vertical Scrolling Start Address" (37h).

The Vertical Scroll Mode function is explained by these examples in the following.







Note: When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) ≠ 320, Scrolling Mode is undefined.






9.2.3. Vertical Scroll Example

9.2.4. Case1: TFA+VSA+BFA < 320

This setting is prohibited, unless unexpected picture will be shown.


9.2.5. Case2: TFA+VSA+BFA = 320 (Rolling Scrolling)

The operation of Rolling Scrolling is explained by these examples in the following.






When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 0




When TFA=30, VSA=290, BFA=0, VSCRSADD=80 and MADCTL ML bit = 1








9.3. MCU to memory write/read direction



The data is written in the order illustrated above. The Counter which dictates where in the physical memory the data is to be written is controlled by "Memory Data Access Control" Command, Bits B5, B6, and B7 as described below.




B5	В6	B7	CASET			PASET		
0	0	0	Direct to Physical Column F	Pointer	Direct to Physical Page Pointer			
0	0	1	Direct to Physical Column F	Pointer	Direct to (319	to (319-Physical Page Pointer)		
0	1	0	Direct to (239-Physical Coli	umn Pointer)	Direct to Phy	Physical Page Pointer		
0	1	1	Direct to (239-Physical Coli	umn Pointer)	Direct to (319	P-Physical Page Pointer)		
1	0	0	Direct to Physical Page Poi	nter	Direct to Phy	ect to Physical Column Pointer		
1	1 0 1 Direct to (319-Physical Pag			e Pointer)	Direct to Phy	Direct to Physical Column Pointer		
1	1	0	Direct to Physical Page Poi	nter	Direct to (239	to (239-Physical Column Pointer)		
1	1	1	Direct to (319-Physical Pag	e Pointer)	Direct to (239	9-Physical Column Pointer)		
	Condition				Counter	Page counter		
Whe	า RAMW	R/RAMF	RD command is accepted	Return to "Start column"		Return to "Start Page"		
	Comple	ete Pixel	Read/Write action	Increment by 1		No change		
The (Column v	alues is	large than "End Column"	Return to "Start column"		Increment by 1		
The	e Page c	ounter is	large than "End Page"	Return to "Sta	art column"	Return to "Start Page"		





Note:

Data is always written to the Frame Memory in the same order, regardless of the Memory Write Direction set by MADCTL bits B7, B6 and B5. The write order for each pixel unit is



One pixel unit represents 1 column and 1 page counter value on the Frame Memory.

Display Data	MADCTR Parameter			Image in the Memory	Image in the Driver (Frame Memory)				
Direction	MV	MX	MY	(MPU)	image in the Driver (Frame Memory)				
Normal	0	0	0	B	Counter(0,0)				
Y-Mirror	0	0	1	B	Memory(0,0) E Counter(0,0)				
X-Mirror	0	1	0	B	Memory(0,0) B Counter(0,0)				
X-Mirror Y-Mirror	0	1	1	B	Memory(0,0) E Counter(0,0)				
X-Y Exchange	1	0	0	B	Memor(0,0) B Counter(0,0)				
X-Y Exchange Y-Mirror	1	0	1	B	Memory(0,0) E				
XY Exchange X-Mirror	1	1	0	B	Memory(0,0)				
XY Exchange XY-Mirror	1	1	1	B	Memory(0,0) E Counter(0,0)				






10. Tearing Effect Output

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the parameter of the Tearing Effect Line Off & On commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 320 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).




Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.





10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
t_{vdl}	t _{vdl} Vertical timing low duration			1	ms	
$t_{\rm vdh}$	t _{vdh} Vertical timing high duration				us	
t _{hdl}	Horizontal timing low duration				us	
t _{hdh}	Horizontal timing high duration			500	us	

Note:

- 1. The timings in Table as above apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.






11. Sleep Out – Command and Self-Diagnostic Functions of the Display Module

11.1. Register loading Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EV Memory(or similar device) to registers of the display controller is working properly.

If the register loading detection is successfully, there is inverted (= increased by 1) a bit, which is defined in command "Read Display Self-Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D7). If it is failure, this bit (D7) is not inverted (= not increased by 1).

The flow chart for this internal function is following:








11.2. Functionality Detection

Sleep Out-command (Command "Sleep Out (11h)") is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements.

The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (e.g. booster voltage levels, timings, etc.) If functionality requirement is met, there is an inverted (= increased by 1) bit, which defined in command "Read Display Self- Diagnostic Result (0Fh)" (= RDDSDR) (The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted (= increased by 1). The flow chart for this internal function is shown as below.

The flow chart for this internal function is following:



Note 1: There is needed 120msec after Sleep Out -command, when there is changing from Sleep In -mode to Sleep Out -mode, before there is possible to check if User's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out -command is sent in Sleep Out -mode.





12. Power ON/OFF Sequence

VDDI and VCI can be applied in any order.

VCI and VDDI can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and VDDI must be powered down minimum 120msec after RESX has been released.


During power off, if LCD is in the Sleep In mode, VDDI or VCI can be powered down minimum 0msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

- Note 1: There will be no damage to the display module if the power sequences are not met.
- Note 2: There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.
- Note 3: There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.
- Note 4: If RESX line is not held stable by host during Power On Sequence as defined in Sections 12.1 and 12.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

12.1. Case 1 – RESX line is held High or Unstable by Host at Power ON

If RESX line is held High or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and VDDI have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.






Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

12.2. Case 2 – RESX line is held Low by Host at Power ON

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and VDDI have been applied.



Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.





12.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. There will not be any damages for the display module or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, ILI9340 will force the display to blank and will not be any abnormal visible effects with in 1 second on the display and remains blank until "Power On Sequence" actives.





13. Power Level Definition

13.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
 In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

In this mode part of the display is used with maximum 262,144 colors.

- Normal Mode On (full display), Idle Mode On, Sleep Out.In this mode, the full display area is used but with 8 colors.
- Partial Mode On, Idle Mode On, Sleep Out.
 In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with VDDI and VCI power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VCI and VDDI are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.





13.2. Power Flow Chart



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.


Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.






13.3. Power /Display On/Off and Sleep In/Out Sequence

13.3.1. Power /Display On/Off Sequence










13.3.2. Sleep In/Out Sequence







14. Gamma Curves Selection

ILI9340 provide four gamma curves (Gamma1.0, Gamma1.8, Gamma2.2 and Gamma2.5). The gamma curve can be selected by the GC0 to GC3 settings.


14.1. Gamma Default Values (for NW type LC)

						Voltage	-,			
Data		VC	OM = Lov	W			VC	OM = Hig	ligh	
	Gamma	1.0	1.8	2.2	2.5	Gamma	1.0	1.8	2.2	2.5
0	V0P	4.082	4.083	4.084	4.084	V0N	0.279	0.278	0.277	0.276
1	V1P	2.944	3.842	4.015	4.049	V1N	1.278	0.519	0.346	0.310
2	V2P	2.736	3.566	3.843	3.981	V2N	1.623	0.793	0.482	0.34
3	V3P	2.617	3.384	3.681	3.863	V3N	1.728	0.952	0.629	0.46
4	V4P	2.498	3.202	3.518	3.745	V4N	1.834	1.111	0.776	0.58
5	V5P	2.439	3.090	3.445	3.612	V5N	1.891	1.217	0.924	0.73
6	V6P	2.380	2.978	3.371	3.480	V6N	1.948	1.324	1.071	0.88
7	V7P	2.330	2.901	3.285	3.389	V7N	1.995	1.401	1.157	0.98
8	V8P	2.281	2.825	3.199	3.298	V8N	2.042	1.478	1.242	1.07
9	V9P	2.240	2.761	3.128	3.223	V9N	2.081	1.542	1.314	1.15
10	V10P	2.199	2.697	3.056	3.147	V10N	2.120	1.606	1.385	1.22
11	V11P	2.158	2.633	2.985	3.071	V11N	2.159	1.670	1.456	1.30
12	V12P	2.125	2.582	2.928	3.011	V12N	2.191	1.722	1.513	1.36
13	V13P	2.092	2.531	2.871	2.950	V13N	2.222	1.773	1.570	1.42
14	V14P	2.067	2.484	2.802	2.891	V14N	2.249	1.817	1.619	1.48
15	V15P	2.041	2.437	2.733	2.832	V15N	2.276	1.861	1.668	1.54
16	V16P	2.019	2.397	2.674	2.782	V16N	2.299	1.899	1.710	1.58
17	V17P	1.998	2.357	2.615	2.731	V17N	2.322	1.937	1.753	1.63
18	V18P	1.976	2.317	2.557	2.681	V18N	2.345	1.975	1.795	1.68
19	V19P	1.958	2.284	2.508	2.639	V19N	2.365	2.006	1.830	1.72
20	V20P	1.940	2.251	2.458	2.597	V20N	2.384	2.038	1.865	1.76
21	V21P	1.918	2.224	2.425	2.560	V21N	2.404	2.064	1.899	1.79
22	V22P	1.897	2.197	2.391	2.522	V22N	2.424	2.091	1.932	1.83
23	V23P	1.876	2.171	2.357	2.485	V23N	2.444	2.117	1.966	1.87
24	V24P	1.854	2.144	2.323	2.447	V24N	2.464	2.144	2.000	1.91
25	V25P	1.833	2.117	2.289	2.410	V25N	2.484	2.170	2.034	1.94
26	V26P	1.812	2.090	2.256	2.373	V26N	2.504	2.197	2.068	1.98
27	V27P	1.790	2.064	2.222	2.335	V27N	2.524	2.224	2.102	2.02
28	V28P	1.772	2.041	2.193	2.304	V28N	2.540	2.246	2.129	2.05
29	V29P	1.754	2.019	2.165	2.273	V29N	2.557	2.269	2.155	2.08
30	V30P	1.736	1.996	2.136	2.241	V30N	2.574	2.291	2.182	2.11
31	V31P	1.726	1.974	2.108	2.210	V31N	2.591	2.313	2.208	2.14
32	V32P	1.699	1.951	2.080	2.178	V32N	2.609	2.336	2.235	2.17
33	V33P	1.681	1.928	2.051	2.147	V33N	2.625	2.358	2.262	2.19
34	V34P	1.663	1.906	2.023	2.116	V34N	2.642	2.381	2.288	2.22
35	V35P	1.645	1.883	1.994	2.084	V35N	2.659	2.403	2.315	2.25
36	V36P	1.627	1.861	1.966	2.053	V36N	2.676	2.426	2.342	2.28
37	V37P	1.611	1.842	1.942	2.026	V37N	2.694	2.450	2.368	2.31
38	V38P	1.596	1.822	1.917	1.999	V38N	2.713	2.475	2.395	2.34
39	V39P	1.580	1.803	1.893	1.973	V39N	2.731	2.499	2.421	2.37
40	V40P	1.565	1.784	1.869	1.946	V40N	2.749	2.524	2.448	2.40
41	V41P	1.550	1.765	1.845	1.919	V41N	2.768	2.548	2.475	2.43
42	V42P	1.534	1.746	1.820	1.892	V42N	2.786	2.573	2.501	2.46
43	V43P	1.519	1.727	1.796	1.866	V43N	2.805	2.597	2.528	2.49
44 45	V44P V45P	1.504 1.489	1.706	1.776	1.845 1.825	V44N V45N	2.819	2.614	2.549 2.571	2.51
	V45P V46P	1.489	1.685 1.660	1.755 1.730		V45N V46N	2.834 2.852	2.632 2.652	2.571	2.55
46 47	V46P V47P	1.472	1.635	1.730	1.801 1.777	V46N V47N	2.852	2.652	2.623	2.58
48	V47P V48P	1.434	1.610	1.681	1.753	V47N V48N	2.887	2.673	2.649	2.60
49	V46P V49P	1.415	1.581	1.653	1.725	V46N V49N	2.908	2.718	2.649	2.63
50	V49P V50P	1.395	1.552	1.624	1.697	V49N V50N	2.908	2.718	2.710	2.66
51	V50F V51P	1.376	1.529	1.598	1.672	V50N V51N	2.947	2.743	2.735	2.68
52	V51F V52P	1.358	1.506	1.573	1.647	V51N V52N	2.947	2.794	2.761	2.71
53	V52F V53P	1.335	1.478	1.541	1.615	V52N	2.990	2.794	2.793	2.74
54	V54P	1.311	1.449	1.508	1.583	V54N	3.013	2.859	2.825	2.78
55	V55P	1.288	1.421	1.476	1.551	V55N	3.037	2.891	2.857	2.81
56	V56P	1.261	1.386	1.438	1.513	V56N	3.065	2.929	2.895	2.85
57	V50F V57P	1.233	1.352	1.400	1.475	V50N V57N	3.093	2.968	2.933	2.89
58	V57F V58P	1.204	1.321	1.359	1.418	V5/N V58N	3.145	3.034	2.982	2.05
59	V50P V59P	1.175	1.289	1.319	1.362	V59N	3.145	3.101	3.031	3.01
60	V60P	1.173	1.214	1.246	1.285	V60N	3.190	3.161	3.109	3.08
UU	V61P	1.069	1.139	1.173	1.208	V61N	3.290	3.220	3.186	3.15
61							0.200	0.220	0.100	
61 62	V62P	0.897	1.036	1.070	1.070	V62N	3.428	3.324	3.289	3.25





14.1.1. Grayscale Voltage Generation







14.2. Positive Gamma Correction

Gamma Level	Value "X" in Formula	Formula
VP0	VP0[3:0]	(VREG1-VGS)*(130R-X*R)/130R
VP1	VP1[5:0]	(VREG1-VGS)*(130R-X*R)/130R
VP2	VP2[5:0]	(VREG1-VGS)*(130R-X*R)/130R
VP3	_	(VP2-VP4)*35R/(35R*2)+VP4
VP4	VP4[3:0]	(VP2-VP20)*(47R-X*R-7R)/47R+VP20
VP5	— VD0[4:0]	(VP4-VP6)*35R/(35R*2)+VP6
VP6 VP7	VP6[4:0]	(VP2-VP20)*(47R-X*R-2R)/47R+VP20
VP8		(VP6-VP13)*(12R+10R*3+8R*2)/(12R*2+10R*3+8R*2)+VP13 (VP6-VP13)*(10R*3+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP9		(VP6-VP13)*(10R*2+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP10		(VP6-VP13)*(10R+8R*2)/(12R*2+10R*3+8R*2)+VP13
VP11	_	(VP6-VP13)*(8R*2)/(12R*2+10R*3+8R*2)+VP13
VP12	_	(VP6-VP13)*8R/(12R*2+10R*3+8R*2)+VP13
VP13	VP13[3:0]	(VP2-VP20)*(47R-X*R-30R)/47R+VP20
VP14	_	(VP13-VP20)*(14R+12R*3+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP15	_	(VP13-VP20)*(12R*3+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP16	_	(VP13-VP20)*(12R*2+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP17		(VP13-VP20)*(12R+10R*2)/(14R*2+12R*3+10R*2)+VP20
VP18	_	(VP13-VP20)*(10R*2)/(14R*2+12R*3+10R*2)+VP20
VP19		(VP13-VP20)*10R/(14R*2+12R*3+10R*2)+VP20
VP20	VP20[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R
		>=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VP21		(VP20-VP27)*(12R*6)/(12R*7)+VP27
VP22		(VP20-VP27)*(12R*5)/(12R*7)+VP27
VP23 VP24		(VP20-VP27)*(12R*4)/(12R*7)+VP27
VP25		(VP20-VP27)*(12R*3)/(12R*7)+VP27
VP26		(VP20-VP27)*(12R*2)/(12R*7)+VP27 (VP20-VP27)*12R/(12R*7)+VP27
VP27	VP27[3:0]	(VP20-VP21) 12R7(12R 1)+VP21 (VP20-VP43)*(39R-X*R-7R)/39R+VP43
VP28	Ψ1 27[5.0] —	(VP27-VP36)*(8R*8)/(8R*9)+VP36
VP29	_	(VP27-VP36)*(8R*7)/(8R*9)+VP36
VP30	_	(VP27-VP36)*(8R*6)/(8R*9)+VP36
VP31	_	(VP27-VP36)*(8R*5)/(8R*9)+VP36
VP32	_	(VP27-VP36)*(8R*4)/(8R*9)+VP36
VP33	_	(VP27-VP36)*(8R*3)/(8R*9)+VP36
VP34	_	(VP27-VP36)*(8R*2)/(8R*9)+VP36
VP35	_	(VP27-VP36)*8R/(8R*9)+VP36
VP36	VP36[3:0]	(VP20-VP43)*(39R-X*R-23R)/39R+VP43
VP37		(VP36-VP43)*(12R*6)/(12R*7)+VP43
VP38		(VP36-VP43)*(12R*5)/(12R*7)+VP43
VP39		(VP36-VP43)*(12R*4)/(12R*7)+VP43
VP40		(VP36-VP43)*(12R*3)/(12R*7)+VP43
VP41		(VP36-VP43)*(12R*2)/(12R*7)+VP43
VP42		(VP36-VP43)*12R/(12R*7)+VP43 <64 (VREG1-VGS)*(130R-X*R)/130R
VP43	VP43[6:0]	>=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VP44	_	(VP43-VP50)*(14R*2+12R*3+10R)/(14R*2+12R*3+10R*2)+VP50
VP45	_	(VP43-VP50)*(14R*2+12R*3)/(14R*2+12R*3+10R*2)+VP50
VP46	_	(VP43-VP50)*(14R*2+12R*2)/(14R*2+12R*3+10R*2)+VP50
VP47	_	(VP43-VP50)*(14R*2+12R)/(14R*2+12R*3+10R*2)+VP50
VP48		(VP43-VP50)*(14R*2)/(14R*2+12R*3+10R*2)+VP50
VP49	_	(VP43-VP50)*14R/(14R*2+12R*3+10R*2)+VP50
VP50	VP50[3:0]	(VP43-VP61)*(47R-X*R-7R)/47R+VP61
VP51		(VP50-VP57)*(12R*2+10R*3+8R)/(12R*2+10R*3+8R*2)+VP57
VP52	_	(VP50-VP57)*(12R*2+10R*3)/(12R*2+10R*3+8R*2)+VP57
VP53	_	(VP50-VP57)*(12R*2+10R*2)/(12R*2+10R*3+8R*2)+VP57
VP54	_	(VP50-VP57)*(12R*2+10R)/(12R*2+10R*3+8R*2)+VP57
VP55		(VP50-VP57)*(12R*2)/(12R*2+10R*3+8R*2)+VP57
VP56 VP57	— VDE7[4:0]	(VP50-VP57)*12R/(12R*2+10R*3+8R*2)+VP57
VP57 VP58	VP57[4:0] —	(VP43-VP61)*(47R-X*R-16R)/47R+VP61 (VP57-VP59)*35R/(35R*2)+VP59
VP59	VP59[3:0]	(VP43-VP61)*(47R-X*R-26R)/47R+VP61
VP60	—	(VP59-VP61)*35R/(35R*2)+VP61
VP61	VP61[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VP62	VP62[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VP63	VP63[3:0]	(VREG1-VGS)*(23R-X*R)/130R





14.3. Negative Gamma Correction

Level	in Formula	Formula
VN63	VN63[3:0]	(VREG1-VGS)*(130R-X*R)/130R
VN62	VN62[5:0]	(VREG1-VGS)*(130R-X*R)/130R
VN61	VN61[5:0]	(VREG1-VGS)*(130R-X*R)/130R
VN60	_	(VN61-VN59)*35R/(35R*2)+VN59
VN59	VN59[3:0]	(VN61-VN43)*(47R-X*R-7R)/47R+VN43
VN58		(VN59-VN57)*35R/(35R*2)+VN57
VN57	VN57[4:0]	(VN61-VN43)*(47R-X*R-2R)/47R+VN43
VN56		(VN57-VN50)*(12R+10R*3+8R*2)/(12R*2+10R*3+8R*2)+VN50
VN55		(VN57-VN50)*(10R*3+8R*2)/(12R*2+10R*3+8R*2)+VN50
VN54 VN53		(VN57-VN50)*(10R*2+8R*2)/(12R*2+10R*3+8R*2)+VN50
VN52		(VN57-VN50)*(10R+8R*2)/(12R*2+10R*3+8R*2)+VN50
VN51		(VN57-VN50)*(8R*2)/(12R*2+10R*3+8R*2)+VN50
VN50	VN50[3:0]	(VN57-VN50)*8R/(12R*2+10R*3+8R*2)+VN50 (VN61-VN43)*(47R-X*R-30R)/47R+VN43
VN49	— — — — — — — — — — — — — — — — — — —	(VN50-VN43)*(14R+12R*3+10R*2)/(14R*2+12R*3+10R*2)+VN43
VN48	_	(VN50-VN43)*(12R*3+10R*2)/(14R*2+12R*3+10R*2)+VN43
VN47	_	(VN50-VN43)*(12R*2+10R*2)/(14R*2+12R*3+10R*2)+VN43
VN46	_	(VN50-VN43)*(12R+10R*2)/(14R*2+12R*3+10R*2)+VN43
VN45	_	(VN50-VN43)*(10R*2)/(14R*2+12R*3+10R*2)+VN43
VN44	_	(VN50-VN43)*10R/(14R*2+12R*3+10R*2)+VN43
VN43	VN43[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R
V1445	V145[0.0]	>=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VN42		(VN43-VN36)*(12R*6)/(12R*7)+VN36
VN41		(VN43-VN36)*(12R*5)/(12R*7)+VN36
VN40		(VN43-VN36)*(12R*4)/(12R*7)+VN36
VN39		(VN43-VN36)*(12R*3)/(12R*7)+VN36
VN38		(VN43-VN36)*(12R*2)/(12R*7)+VN36
VN37 VN36		(VN43-VN36)*12R/(12R*7)+VN36
VN35	VN36[3:0]	(VN43-VN20)*(39R-X*R-7R)/39R+VN20
VN34		(VN36-VN27)*(8R*8)/(8R*9)+VN27 (VN36-VN27)*(8R*7)/(8R*9)+VN27
VN33		(VN36-VN27)*(8R*6)/(8R*9)+VN27
VN32		(VN36-VN27)*(8R*5)/(8R*9)+VN27
VN31	_	(VN36-VN27)*(8R*4)/(8R*9)+VN27
VN30	_	(VN36-VN27)*(8R*3)/(8R*9)+VN27
VN29	_	(VN36-VN27)*(8R*2)/(8R*9)+VN27
VN28	_	(VN36-VN27)*8R/(8R*9)+VN27
VN27	VN27[3:0]	(VN43-VN20)*(39R-X*R-23R)/39R+VN20
VN26		(VN27-VN20)*(12R*6)/(12R*7)+VN20
VN25		(VN27-VN20)*(12R*5)/(12R*7)+VN20
VN24		(VN27-VN20)*(12R*4)/(12R*7)+VN20
VN23		(VN27-VN20)*(12R*3)/(12R*7)+VN20
VN22		(VN27-VN20)*(12R*2)/(12R*7)+VN20
VN21		(VN27-VN20)*12R/(12R*7)+VN20
VN20	VN20[6:0]	<64 (VREG1-VGS)*(130R-X*R)/130R >=64 (VREG1-VGS)*(130R-X*R-1R)/130R
VN19	_	(VN20-VN13)*(14R*2+12R*3+10R)/(14R*2+12R*3+10R*2)+VN13
VN18	_	(VN20-VN13)*(14R*2+12R*3)/(14R*2+12R*3+10R*2)+VN13
VN17	_	(VN20-VN13)*(14R*2+12R*2)/(14R*2+12R*3+10R*2)+VN13
VN16	_	(VN20-VN13)*(14R*2+12R)/(14R*2+12R*3+10R*2)+VN13
VN15	_	(VN20-VN13)*(14R*2)/(14R*2+12R*3+10R*2)+VN13
VN14	_	(VN20-VN13)*14R/(14R*2+12R*3+10R*2)+VN13
VN13	VN13[3:0]	(VN20-VN2)*(47R-X*R-7R)/47R+VN2
VN12	_	(VN13-VN6)*(12R*2+10R*3+8R)/(12R*2+10R*3+8R*2)+VN6
VN11		(VN13-VN6)*(12R*2+10R*3)/(12R*2+10R*3+8R*2)+VN6
VN10		(VN13-VN6)*(12R*2+10R*2)/(12R*2+10R*3+8R*2)+VN6
VN9		(VN13-VN6)*(12R*2+10R)/(12R*2+10R*3+8R*2)+VN6
VN8	_	(VN13-VN6)*(12R*2)/(12R*2+10R*3+8R*2)+VN6
VN7	<u> </u>	(VN13-VN6)*12R/(12R*2+10R*3+8R*2)+VN6
VN6	VN6[4:0]	(VN20-VN2)*(47R-X*R-16R)/47R+VN2
VN5 VN4	— VN4[3:0]	(VN6-VN4)*35R/(35R*2)+VN4 (VN20-VN2)*(47R-X*R-26R)/47R+VN2
VN3	¥T4 4 [S.U]	(VN4-VN2)*35R/(35R*2)+VN2
VN2	VN2[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VN1	VN1[5:0]	(VREG1-VGS)*(65R-X*R)/130R
VNO	VN0[3:0]	(VREG1-VGS)*(23R-X*R)/130R






14.4. Positive Gamma Correction


14.4.1. Gamma Curve 1 (GC0), applies the function $y=x^{2.2}$






14.4.2. Gamma Curve 2 (GC1), applies the function y=x^{1.8}





14.4.3. Gamma Curve 3 (GC2), applies the function $y=x^{2.5}$


G am m a
$$y = x^{2.5}$$





14.4.4. Gamma Curve 4 (GC3), applies the function y=x^{1.0}

 $G a m m a y = x^1$









15. Reset

15.1. Registers

The registers that are initialized are listed as below:

	After Powered ON	After Hardware Reset	After Software Reset
Frame Memory	Random	Repair data	No Change
Sleep	In	In	In
Display Mode	Normal	Normal	Normal
Display	Off	Off	Off
ldle	Off	Off	Off
Column Start Address	0000 h	0000 h	0000 h
Column End Address	00EF h	00EF h	If MADCTL's B5=0:00EF h If MADCTL's B5=1:013F h
Page Start Address	0000 h	0000 h	0000 h
Page End Address	013F h	013F h	If MADCTL's B5 = 0:013F h If MADCTL's B5=1:00EF h
Gamma Setting	GC0	GC0	GC0
Partial Area Start	0000 h	0000 h	0000 h
Partial Area End	013F h	013F h	013F h
Memory Data Access Control	00 h	00 h	No Change
RDDPM	08 h	08 h	08 h
RDDMADCTL	00 h	00 h	No Change
RDDCOLMOD	06 h	06 h	06 h
RDDIM	00 h	00 h	00 h
RDDSM	00 h	00 h	00 h
RDDSDR	00 h	00 h	00 h
TE Output Line	Off	Off	Off
TE Line Mode	Mode 1 (Note 3)	Mode 1 (Note 3)	Mode 1 (Note 3)

Note 1: There will be no abnormal visible effects on the display when S/W or H/W Resets are applied.

Note 2: After Powered-On Reset finishes within 10µs after both VCI & VDDI are applied.

Note 3: Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.





15.2. Output Pins, I/O Pins

	After Power ON	After Hardware Reset	After Software Reset	
TE line	Low	Low	Low	
D[17:0] (output driver)	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)	

Note 1: There will be no output from D [17:0] during Power ON/OFF sequence, hardware reset and software reset.


15.3. Input Pins

	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See Chapter 12	Input valid	Input valid	Input valid	See Chapter 12
CSX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input valid	Input invalid
D[17:0] (input driver)	Input invalid	Input valid	Input valid	Input valid	Input invalid





15.4. Reset Timing



Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
tRT	+DT	Poset cancel		5 (note 1,5)	mS
	Reset cancel		120 (note 1,6,7)	mS	


Note 1: The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NV memory to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

Note 2: Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below: -

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

Note 3: During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In -mode.) And then return to Default condition for Hardware Reset.

Note 4: Spike Rejection also applies during a valid reset pulse as shown below:




- Note 5: When Reset applied during Sleep In Mode.
- Note 6: When Reset applied during Sleep Out Mode.
- Note 7: It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.





16. Application

16.1. Configuration of Power Supply Circuit



The Following tables shows specifications of external elements connected to the ILI9340's power supply circuit.


The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.



Items	Recommended Specification	Pin connection
O-mark to	6.3V	AVDD, VCORE,VCL,C11P/M, C12P/M, C31P/M
Capacity	10V	C21P/M, C22P/M
1 F (B characteristics)	25V	VGH, VGL

16.2. Voltage Generation

The pattern diagram for setting the voltages and the waveforms of the voltages of the ILI9340 are as follows.




Note: The AVDD, VGH, VGL, and VCL output voltage levels are lower than their theoretical levels (ideal voltage levels) due to current consumption at respective outputs. The voltage levels in the following relationships (AVDD-GVDD) > 0.2V and (VCOML-VCL) > 0.5V are the actual voltage levels. When the alternating cycles of VCOM are set high (e.g. the polarity inverts every line cycle), current consumption is large. In this case, check the voltage before use.





17. NV Memory Programming Flow









18. Electrical Characteristics

18.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9340 is used out of the absolute maximum ratings, ILI9340 may be permanently damaged. To use ILI9340 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, ILI9340 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3 ~ +4.6
Supply voltage (Logic)	VDDI	V	-0.3 ~ +4.6
Supply voltage (Digital)	VCORE	V	-0.3 ~ +2.4
Driver supply voltage	VGH-VGL	V	-0.3 ~ +32.0
Logic input voltage range	VIN	V	-0.3 ~ VDDI + 0.3
Logic output voltage range	VO	V	-0.3 ~ VDDI + 0.3
Operating temperature	Topr	$^{\circ}\mathbb{C}$	-40 ~ +80
Storage temperature	Tstg	$^{\circ}\mathbb{C}$	-55 ~ +110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.





18.2. DC Characteristics

18.2.1. General DC Characteristics

Item	Symbol	Unit	Condition	Min.	Typ	Max.	Note
Power and				IVIIII.	Тур.	IVIAX.	NULE
Analog	Operation	voitage	;				
Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	VDDI	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.8	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	16.0	Note3
Gate Driver Low Voltage	VGL	V	-	-16.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	32	Note3
Input and C	utput						
Logic High Level Input Voltage	VIH	V	-	0.8*VDDI	-	VDDI	Note1,2,3
Logic Low Level Input Voltage	VIL	٧	-	VSS	-	0.2*VDDI	Note1,2,3
Logic High Level Output Voltage	VOH	٧	IOL=-1.0mA	0.8*VDDI	-	VDDI	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSS	-	0.2*VDDI	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=VDDI or VSS	-0.1	-	+0.1	Note1,2,3
Current	IST	uA	VCC=VCI=IOVCC=2.8V,		20uA	100uA	Note1,2,3
consumption			Ta=25℃,				
during			CPU interface				
STB							
operation							
υμειαιίθη							





(VCC, VCI,							
IOVCC)							
VCOM Ope	ration						
VCOM High Voltage	VCOMH	V	Ccom=12nF	2.5	-	5.0	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.5	-	0.0	Note3
VCOM Amplitude Voltage	VCOMA	V	VCOMH-VCOML	4.0	-	5.5	Note3
Source Driv	er/						
Source Output Range	Vsout	V	-	0.1	-	AVDD-0.1	Note4
Gamma Reference Voltage	GVDD	V	-	3.0	-	5.0	Note3

Note 1: VDDI=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=VSS=0V, Ta=-30 to 70 (to +80 no damage) \mathcal{C} .

Note2: Please supply digital VDDI voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.


Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel






18.3. AC Characteristics

18.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I system)




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	33	-	ns	
	twrl	Write Control pulse L duration	33	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[15:0], D[8:0], D[7:0]	tdst	Write data setup time	10	-	ns	
	tdht	Write data hold time	10	-	ns	For movimum CL 20nF
	trat	Read access time	1	60	ns	For maximum CL=30pF For minimum CL=8pF
	tratfm	Read access time	-	340	ns	I of millimum oc=opi-
	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.






18.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics(8080- II system)




Signal	Symbo I	Parameter	min	max	Unit	Description
DCX	tast	Address setup time	0	-	ns	
DCX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time (Write)	15	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	66	-	ns	
WRX	twrh	Write Control pulse H duration	33	-	ns	
	twrl	Write Control pulse L duration	33	-	ns	
	trcfm	Read Cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control H duration (FM)	90	-	ns	
	trdlfm	Read Control L duration (FM)	355	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10],	tdst	Write data setup time	10	-	ns	
	tdht	Write data hold time	10	-	ns	For maximum CL=30pF
	trat	Read access time	-	60	ns	For minimum CL=8pF
D[17:10], D[17:9]	tratfm	Read access time	ı			1 of fillillilliditi OL=opr
D[17.0]	trod	Read output disable time	20	80	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.






CSX timings:



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.






18.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	66	-	ns	
	tshw	SCL "H" Pulse Width (Write)	33	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	33	-	ns	
SOL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	75	-	ns	
	tslr	SCL "L" Pulse Width (Read)	75	-	ns	
SDA / SDI	tsds	Data setup time (Write)	30	-	ns	
(Input)	tsdh	Data hold time (Write)	30	-	ns	
SDA/SDO	tacc	Access time (Read)	10	-	ns	
(Output)	toh	Output disable time (Read)	10	70	ns	
	tscc	SCL-CSX	20	-	ns	
CSX	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSV SCI Time(write)	15	-	ns	
	tcsh	CSX-SCL Time(write)	15	-	ns	


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	tcss	Chip select time (Write)	15	-	ns	
	tcsh	Chip select hold time (write)		-	ns	
	twc	Serial clock cycle (Write)	66	-	ns	
	twrh	SCL "H" pulse width (Write)	33	-	ns	
SCL	twrl	SCL "L" pulse width (Write)	33	-	ns	
	trc	Serial clock cycle (Read)	150	-	ns	
	trdh	SCL "H" pulse width (Read)	75	-	ns	
	trdl	SCL "L" pulse width (Read)	75	-	ns	
D/CX	tas	D/CX setup time	10	-		
	tah	D/CX hold time (Write / Read)	10	-		
SDA / SDI	tds	Data setup time (Write)	30	-	ns	
(Input)	tdh	Data hold time (Write)	30	-	ns	
SDA / SDO	DA / SDO tacc Access time (Read)		10	-	ns	For maximum CL=30pF
(Output)	(Output) tod Output disable time (Re		10	70	ns	For minimum CL=8pF


Note: Ta = 25 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V








18.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description			
VSYNC /	t _{SYNCS}	VSYNC/HSYNC setup time	15	-	ns				
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns				
DE	t _{ENS}	DE setup time	15	-	ns				
DE	t _{ENH}	DE hold time	15	-	ns				
D[17:0]	t _{POS}	Data setup time	Data setup time 15 -						
[0.71]ם	t _{PDH}	Data hold time	15	-	ns	interface mode			
	PWDH	DOTCLK high-level period	33	-	ns				
	PWDL	DOTCLK low-level period	33	-	ns				
DOTCLK	tcycd	DOTCLK cycle time(18 bit)	66	-	ns				
		DOTCLK cycle time(6/6/6 bit)	50		ns				
	t_{rgbr} , t_{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns				
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns				
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns				
DE	t _{ENS}	DE setup time	15	-	ns				
DE	t _{ENH}	DE hold time	15	-	ns				
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB			
D[17:0]	t _{PDH}	Data hold time	15	-	ns	interface mode			
DOTCLK	PWDH	DOTCLK high-level pulse period	25	-	ns				
	PWDL	DOTCLK low-level pulse period	25	-	ns				
	tcycd	DOTCLK cycle time	50	-	ns				
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns				

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V







19. Revision History

Version No.	Date	Page	Description		
V0.01	2009/08/25	All	New Created		
V0.02	2009/10/13	61,64	Serial Interface unused D[17:0] connect to GND.		
		217	Add Configuration of Power Supply Circuit		
	2009/11/09	175	Modify SAP Register		
		All	Modify the IM pin interface definition		
V0.03	2009/12/22	220	Modify external elements connected to the power supply circuit		
		11	Modify the IM[3:0] for i80 Type II definition		
V0.04	2010/01/11	6	Modify VDDI_LED description.		
		221	Add voltage generation table		
V0.05	2010/02/22	179	Remove AVDD = 3*VCI1 setting		
V0.06	2010/3/25	226~233	AC/DC timing revise		
		165	B6h description		
V0.07	2010/03/30	101	Modify Sleep out restriction		
V0.08	2010/4/19	191	ID4 description		
V.0.09	2010/4/26	168,224	DSTB remove		
V0.10	2010/4/30	191	ID4 description		
V0.11	2010/6/09	86/168	DSTB description remove		
		232	Add RGB 6/6/6 write cycle limitation		
V0.12	2010/06/21	46/163	Add HBP restriction in by pass mode		
V0.13	2010/07/26	216~218	Add Gamma voltage generation and Gamma correction formula		
V0.14	2010/09/17	192~193	Modify E0h/E1h description		
		196	Add F2h description		
		213	Add VCI in the "Only the MCU interface and memory works with VDDI and VCI power		
			supply" description.		
		215~216	Add power/display on/off and sleep in/out sequence.		
V0.15	2010/12/02	181	C2h description		
V0.16	2011/02/25	231	Add STB current		
V0.17	2011/03/03	231	Add STB current		