















TS5A23157

SCDS165E -MAY 2004-REVISED JUNE 2015

TS5A23157 Dual 10-Ω SPDT Analog Switch

Features

- Low ON-State Resistance (10 Ω)
- Control Inputs are 5-V Tolerant
- Specified Break-Before-Make Switching
- Low Charge Injection
- **Excellent ON-Resistance Matching**
- Low Total Harmonic Distortion
- 1.8-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications

- Sample-and-Hold Circuits
- **Battery-Powered Equipment**
- Audio and Video Signal Routing
- **Communication Circuits**

3 Description

The TS5A23157 device is a dual single-pole doublethrow (SPDT) analog switch designed to operate from 1.65 V to 5.5 V. This device can handle both digital and analog signals. Signals up to 5.5 V (peak) can be transmitted in either direction.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS5A23157DGS	VSSOP (10)	3.00 mm × 3.00 mm
TS5A23157RSE	UQFN (10)	2.00 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Block Diagram NC₁ COM₁ NO₁ IN2 COM2 NC2 NO₂



Table of Contents

1	Features 1		8.2 Functional Block Diagram	10
2	Applications 1		8.3 Feature Description	16
3	Description 1		8.4 Device Functional Modes	10
4	Revision History2	9	Application and Implementation	17
5	Pin Configuration and Functions		9.1 Application Information	
6	Specifications4		9.2 Typical Application	17
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	18
	6.2 ESD Ratings	11	Layout	18
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	18
	6.4 Thermal Information		11.2 Layout Example	19
	6.5 Electrical Characteristics for 5-V Supply	12	Device and Documentation Support	19
	6.6 Electrical Characteristics for 3.3-V Supply 6		12.1 Device Support	19
	6.7 Electrical Characteristics for 2.5-V Supply		12.2 Documentation Support	2
	6.8 Electrical Characteristics for 1.8-V Supply		12.3 Community Resources	2
	6.9 Typical Characteristics		12.4 Trademarks	2 ²
7	Parameter Measurement Information 12		12.5 Electrostatic Discharge Caution	2
8	Detailed Description		12.6 Glossary	2
Ū	8.1 Overview		Mechanical, Packaging, and Orderable Information	2 [.]

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (October 2013) to Revision E

Page



5 Pin Configuration and Functions



Pin Functions

	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	IN1	I	Select pin for switch 1
2	NO1	I/O	Normally open I/O for switch 1
3	GND	_	Ground
4	NO2	I/O	Normally open I/O for switch 2
5	IN2	I	Select pin for switch 2
6	COM2	I/O	Common I/O for switch 2
7	NC2	I/O	Normally closed I/O for switch 2
8	V+	_	Power supply pin
9	NC1	I/O	Normally closed I/O for switch 1
10	COM1	I/O	Common I/O for switch 1



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V ₊	Supply voltage ⁽²⁾		-0.5	6.5	V
$V_{NC} V_{NO} V_{COM}$	Analog voltage (2)(3)(4)		-0.5	V ₊ + 0.5	V
I _{I/OK}	Analog port diode current	V_{NC} , V_{NO} , V_{COM} < 0 or V_{NC} , V_{NO} , V_{COM} > V_{+}		±50	mA
I _{NC} I _{NO} I _{COM}	On-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{+}		±50	mA
V _{IN}	Digital input voltage (2)(3)		-0.5	6.5	V
I _{IK}	Digital input clamp current	V _{IN} < 0		-50	mA
	Continuous current through V+ or GND			±100	mA
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

-		MIN	MAX	UNIT
V _{I/O}	Switch input/output voltage	0	\/	\/
V+	Supply voltage	1.65	5.5	\/
Vı	Control input voltage	1.03	5.5	V
ν ₁ Τ		40		°C
T _A	Operating temperature	-40	85	°C

6.4 Thermal Information

		TS5A2	3157	
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	RSE (UQFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	56.5	243	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltages are with respect to ground, unless otherwise specified.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽⁴⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics for 5-V Supply

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

F	PARAMETER	TEST COND	DITIONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
ANALOG	SWITCH				•				
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V ₊	٧
r _{on}	ON-state resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, see Figure 9	Full	4.5 V			10	Ω
Δr_{on}	ON-state resistance match between channels	V_{NO} or $V_{NC} = 3.15 \text{ V}$, $I_{COM} = -30 \text{ mA}$,	Switch ON, see Figure 9	25°C	4.5 V		0.15		Ω
r _{on(flat)}	ON-state resistance flatness	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, see Figure 9	25°C	4.5 V		4		Ω
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, see Figure 10	25°C Full	5.5 V	-1 -1	0.05	1	μΑ
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	V_{NC} or $V_{NO} = 0$ to V_{+} , $V_{COM} = Open$,	Switch ON, see Figure 10	25°C Full	5.5 V	-0.1 -1		0.1	μΑ
I _{COM(ON)}	COM ON leakage current	V_{NC} or V_{NO} = Open, V_{COM} = 0 to V_{+} ,	Switch ON, see Figure 10	25°C Full	5.5 V	-0.1 -1		0.1	μA
DIGITAL I	NPUTS (IN12, IN2) ⁽²⁾	OOM - 47		1 uii					
V _{IH}	Input logic high			Full		V ₊ × 0.7			V
V _{IL}	Input logic low			Full		T .		V ₊ × 0.3	V
		.,,		25°C		-1	0.05	1	
I _{IH} , I _{IL}	Input leakage current	$V_{IN} = 5.5 \text{ V or } 0$		Full	5.5 V	-1		1	μA
DYNAMIC	;								
t _{ON}	Turnon time	$V_{NC} = GND \text{ and } V_{NO} = V_{+}$ or $V_{NC} = V_{+} \text{ and } V_{NO} = GND$,	$R_L = 500 \Omega$, $C_L = 50 pF$, see Figure 12	Full	4.5 V to 5.5 V	1.7		5.7	ns
t _{OFF}	Turnoff time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ see Figure 12	Full	4.5 V to 5.5 V	0.8		3.8	ns
t _{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, see Figure 13	Full	4.5 V to 5.5 V	0.5			ns
Q _C	Charge injection	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	See Figure 17	25°C	5 V		7		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC, NO OFF capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch OFF, see Figure 11	25°C	5 V		5.5		pF
$\begin{array}{l} C_{NC(ON)}, \\ C_{NO(ON)} \end{array}$	NC, NO ON capacitance	V_{NC} or $V_{NO} = V_{+}$ or GND,	Switch ON, see Figure 11	25°C	5 V		17.5		pF
C _{COM(ON)}	COM ON capacitance	$V_{COM} = V_{+} \text{ or GND},$	Switch ON, see Figure 11	25°C	5 V		17.5		pF
C _{IN}	Digital input capacitance	$V_{IN} = V_{+} \text{ or GND},$	See Figure 11	25°C	5 V		2.8		pF
BW	Bandwidth	$R_L = 50 \Omega$,	Switch ON, see Figure 14	25°C	4.5 V		220		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 10 MHz$,	Switch OFF, see Figure 15	25°C	4.5 V		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, see Figure 16	25°C	4.5 V		-66		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, see Figure 18	25°C	4.5 V		0.01%		

 $T_A = 25$ °C. All unused digital inputs of the device must be held at V_+ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



Electrical Characteristics for 5-V Supply (continued)

 $V_{+} = 4.5 \text{ V}$ to 5.5 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	T _A	V ₊	MIN TYP(1)	MAX	UNIT
SUPPL	UPPLY							
	Positive supply	$V_{IN} = V_{+}$ or GND,	Switch ON or OFF	25°C	5.5 V		1	μA
1+	current	VIN = V+ OI GIND,	SWILCH ON OF OFF	Full	5.5 V		10	
ΔI_{+}	Change in supply current	$V_{IN} = V_{+} - 0.6 \text{ V}$		Full	5.5 V		500	μΑ

6.6 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}$

F	PARAMETER	TEST COND	DITIONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
ANALOG	SWITCH								
V_{COM} , V_{NO} , V_{NC}	Analog signal range					0		V ₊	V
r _{on}	ON-state resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, see Figure 9	Full	3 V			18	Ω
Δr_{on}	ON-state resistance match between channels	V_{NO} or $V_{NC} = 2.1 \text{ V}$, $I_{COM} = -24 \text{ mA}$,	Switch ON, see Figure 9	25°C	3 V		0.2		Ω
r _{on(flat)}	ON-state resistance flatness	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -24 \text{ mA},$	Switch ON, see Figure 11	25°C	3 V		9		Ω
I _{NC(OFF)} ,	NC, NO	V_{NC} or $V_{NO} = 0$ to V_+ ,	Switch OFF,	25°C	261/	-1	0.05	1	
I _{NO(OFF)}	OFF leakage current	$V_{COM} = 0$ to V_+ ,	see Figure 10	Full	3.6 V	-1		1	μA
I _{NC(ON)} ,	NC, NO	V_{NC} or $V_{NO} = 0$ to V_+ ,	Switch ON,	25°C	3.6 V	-0.1		0.1	
I _{NO(ON)}	ON leakage current	V _{COM} = Open,	see Figure 10	Full	3.0 V	-1		1	μA
1	COM	V_{NC} or V_{NO} = Open,	Switch ON,	25°C	3.6 V	-0.1		0.1	μA
I _{COM(ON)}	ON leakage current	$V_{COM} = 0 \text{ to } V_+,$	see Figure 10	Full	3.0 V	-1		1	μΛ
DIGITAL I	INPUTS (IN12, IN2) ⁽²⁾								
V_{IH}	Input logic high			Full		$V_+ \times 0.7$			V
V_{IL}	Input logic low			Full				V ₊ × 0.3	V
I _{IH} , I _{IL}	Input leakage	V _{IN} = 5.5 V or 0		25°C	3.6 V	-1	0.05	1	μA
'IH' 'IL	current	VIN = 0.0 V 01 0		Full	0.0 V	-1		1	μπ
DYNAMIC	;	T			T				
t _{ON}	Turn-on time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, see Figure 12	Full	3 V to 3.6 V	2.5		7.6	ns
t _{OFF}	Turnoff time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, see Figure 12	Full	3 V to 3.6 V	1.5		5.3	ns
t _{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, see Figure 13	Full	3 V to 3.6 V	0.5			ns
$Q_{\mathbb{C}}$	Charge injection	$R_L = 50 \ \Omega,$ $C_L = 0.1 \ nF,$	see Figure 17	25°C	3.3 V		3		рС
BW	Bandwidth	$R_L = 50 \Omega$, Switch ON,	see Figure 14	25°C	3 V		220		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, see Figure 15	25°C	3 V		-65		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, see Figure 16	25°C	3 V		-66		dB

⁽¹⁾ $T_A = 25^{\circ}C$.

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



Electrical Characteristics for 3.3-V Supply (continued)

 $V_{+} = 3 \text{ V}$ to 3.6 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	, ,,	,								
	PARAMETER	TEST (CONDITIONS	T _A	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT	
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, see Figure 18	25°C	3 V		0.015%			
SUPPLY	,									
	Positive supply	$V_{IN} = V_{+}$ or GND,	Switch ON or OFF	25°C	3.6 V			1		
1+	current	$V_{\text{IN}} = V_{+} \text{ or GND},$	SWILCH ON OF OFF	Full	3.0 V			10	μA	
ΔI_{+}	Change in supply current	$V_{IN} = V_{+} - 0.6 V$		Full	3.6 V			500	μΑ	

6.7 Electrical Characteristics for 2.5-V Supply

-40°C to 85°C (unless otherwise noted)

F	PARAMETER	TEST COND	ITIONS	TA	V ₊	MIN	TYP ⁽¹⁾	MAX	UNIT
ANALOG	SWITCH								
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V ₊	V
r _{on}	ON-state resistance	$0 \le V_{NO}$ or $V_{NC} \le V_+$, $I_{COM} = -8$ mA,	Switch ON, see Figure 9	Full	2.3 V			45	Ω
Δr _{on}	ON-state resistance match between channels	V_{NO} or $V_{NC} = 1.6 \text{ V}$, $I_{COM} = -8 \text{ mA}$,	Switch ON, see Figure 9	25°C	2.3 V		0.5		Ω
r _{on(flat)}	ON-state resistance flatness	$0 \le V_{NO}$ or $V_{NC} \le V_+$, $I_{COM} = -8$ mA,	Switch ON, see Figure 9	25°C	2.3 V		27		Ω
I _{NC(OFF)} , I _{NO(OFF)}	NC, NO OFF leakage current	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = 0$ to V_+ ,	Switch OFF, see Figure 10	25°C Full	2.7 V	-1 -1	0.05	1	μΑ
I _{NC(ON)} , I _{NO(ON)}	NC, NO ON leakage current	V_{NC} or $V_{NO} = 0$ to V_+ , $V_{COM} = Open$,	Switch ON, see Figure 10	25°C Full	2.7 V	-0.1 -1		0.1	μA
I _{COM(ON)}	COM ON leakage current	V_{NC} or V_{NO} = Open, V_{COM} = 0 to V_{+} ,	Switch ON, see Figure 10	25°C	2.7 V	-0.1		0.1	μA
DIGITAL II	NPUTS (IN12, IN2) ⁽²⁾	VCOM = 0 to V+,	3cc rigure ro	Full		–1		1	
V _{IH}	Input logic high			Full		V ₊ × 0.7			V
V _{IL}	Input logic low			Full		7 + 7 7 7 7 7		V ₊ × 0.3	V
I _{IH} , I _{IL}	Input leakage current	V _{IN} = 5.5 V or 0		25°C Full	2.7 V	-1 -1	0.05	1	μA
DYNAMIC								-	
t _{ON}	Turnon time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega$, $C_L = 50 pF$, see Figure 12	Full	2.3 V to 2.7 V	3.5		14	ns
t _{OFF}	Turnoff time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ see Figure 12	Full	2.3 V to 2.7 V	2		7.5	ns
t _{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, see Figure 13	Full	2.3 V to 2.7 V	0.5			ns
BW	Bandwidth	$R_L = 50 \Omega$,	Switch ON, see Figure 14	25°C	2.3 V		220		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, see Figure 15	25°C	2.3 V		-65		dB

 ⁽¹⁾ T_A = 25°C.
 (2) All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.



Electrical Characteristics for 2.5-V Supply (continued)

 $V_{+} = 2.3 \text{ V}$ to 2.7 V, $T_{A} = -40^{\circ}\text{C}$ to 85°C (unless otherwise noted)

		·	·			(1)		
	PARAMETER	TEST CONDITIONS			V ₊	MIN TYP ⁽¹⁾ MA	X UN	IIT
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, see Figure 16	25°C	2.3 V	-66	dE	В
THD	Total harmonic distortion	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$	f = 600 Hz to 20 kHz, see Figure 18	25°C	2.3 V	0.025%		
SUPPLY								
	Positive supply	V V or CND	Switch ON or OFF	25°C	2.7 V		1	^
1+	current	$V_{IN} = V_+ \text{ or GND},$	SWILCH ON OF OFF	Full	2.7 V		μ <i>Α</i>	А
ΔI_{+}	Change in supply current	$V_{IN} = V_{+} - 0.6 \text{ V}$		Full	2.7 V	5	00 µA	Α

6.8 Electrical Characteristics for 1.8-V Supply

 $V_{\perp} = 1.65 \text{ V}$ to 1.95 V. $T_{\Delta} = -40 ^{\circ}\text{C}$ to 85°C (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	TA	V ₊	MIN	TYP ⁽¹⁾	MAX	UNI	
ANALO	G SWITCH									
V _{COM} , V _{NO} , V _{NC}	Analog signal range					0		V ₊	V	
r _{on}	ON-state resistance	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, see Figure 9	Full	1.65 V			140	Ω	
Δr_{on}	ON-state resistance match between channels	V_{NO} or $V_{NC} = 1.15 \text{ V}$, $I_{COM} = -4 \text{ mA}$,	Switch ON, see Figure 9	25°C	1.65 V		1		Ω	
r _{on(flat)}	ON-state resistance flatness	$0 \le V_{NO} \text{ or } V_{NC} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, see Figure 9	25°C	1.65 V		110		Ω	
I _{NC(OFF)} ,	NC, NO	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch OFF,	25°C	1.95 V	-1	0.05	1		
I _{NO(OFF)}	OFF leakage current	$V_{COM} = 0$ to V_+ ,	see Figure 10	Full	1.95 V	-1			μA	
I _{NC(ON)} ,	NC, NO	V_{NC} or $V_{NO} = 0$ to V_{+} ,	Switch ON,	25°C	1.95 V	-0.1		0.1	μA	
I _{NO(ON)}	ON leakage current	V _{COM} = Open,	see Figure 10	Full	1.33 V	-1		1	μ	
laarran	COM	V_{NC} or V_{NO} = Open,	Switch ON,	25°C	1.95 V	-0.1		0.1	μA	
I _{COM(ON)}	ON leakage current	$V_{COM} = 0 \text{ to } V_+,$	see Figure 10	Full	1.55 V	-1		1	μ	
DIGITAL	. INPUTS (IN12, IN2) ⁽²⁾	1			r	1			ı	
V_{IH}	Input logic high			Full		$V_{+} \times 0.75$			V	
V_{IL}	Input logic low			Full				V ₊ × 0.25	V	
I _{IH} , I _{IL}	Input leakage current	V _{IN} = 5.5 V or 0		25°C	1.95 V	-1	0.05	1	μΑ	
יוחי יוב	mpat loakago ourront	V V = 0.0 V 01 0		Full	1.00 1	-1		1	μ,	
DYNAMI	IC	1								
t _{ON}	Turnon time	V_{NC} = GND and V_{NO} = V_{+} or V_{NC} = V_{+} and V_{NO} = GND,	$R_L = 500 \Omega,$ $C_L = 50 pF,$ see Figure 12	Full	1.65 V to 1.95 V	7		24	ns	
t _{OFF}	Turnoff time	$V_{NC} = GND \text{ and } V_{NO} = V_{+}$ or $V_{NC} = V_{+} \text{ and } V_{NO} = GND,$	$R_L = 500 \Omega$, $C_L = 50 pF$, see Figure 12	Full	1.65 V to 1.95 V	3		13	ns	
t _{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, see Figure 13	Full	1.65 V to 1.95 V	0.5			ns	
BW	Bandwidth	$R_L = 50 \Omega$,	Switch ON, see Figure 14	25°C	1.8 V		220		МН	

⁽¹⁾ $T_A = 25^{\circ}C$.

⁽²⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.




Electrical Characteristics for 1.8-V Supply (continued)

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	TA	V ₊	MIN TYP ⁽¹⁾	MAX	UNIT
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, see Figure 15	25°C	1.8 V	-60		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 10 MHz$,	Switch ON, see Figure 16	25°C	1.8 V	-66		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 600 Hz to 20 kHz, see Figure 18	25°C	1.8 V	0.015%		
SUPPL	.Y	•		•				
_	Positive supply	V V or CND	Switch ON or OFF	25°C	1 OF V		1	
1+	current	$V_{IN} = V_{+} \text{ or GND},$	Switch On or OFF	Full	1.95 V		10	μA
ΔI_{+}	Change in supply current	$V_{IN} = V_{+} - 0.6 \text{ V}$		Full	1.95 V		500	μΑ


TEXAS INSTRUMENTS

6.9 Typical Characteristics





Typical Characteristics (continued)



7 Parameter Measurement Information




Figure 9. ON-State Resistance (ron)




Figure 10. ON- and OFF-State Leakage Current ($I_{COM(ON)}$, $I_{NC(OFF)}$, $I_{NO(OFF)}$, $I_{NO(ON)}$)




Figure 11. Capacitance (C_{IN}, C_{COM(ON)}, C_{NC(OFF)}, C_{NO(OFF)}, C_{NC(ON)}, C_{NO(ON)})



Parameter Measurement Information (continued)




Figure 12. Turnon (t_{ON}) and Turnoff (t_{OFF}) Time




Figure 13. Break-Before-Make (t_{BBM}) Time




Figure 14. Frequency Response (BW)



Parameter Measurement Information (continued)




Figure 15. OFF Isolation (O_{ISO})




Figure 16. Crosstalk (X_{TALK})




Figure 17. Charge Injection (Q_C)



Parameter Measurement Information (continued)




Figure 18. Total Harmonic Distortion (THD)


8 Detailed Description

8.1 Overview

The TS5A23157 is a dual single-pole-double-throw (SPDT) solid-state analog switch. The TS5A23157, like all analog switches, is bidirectional. When powered on, each COM pin is connected to its respective NC pin when the IN pin is low. For this device, NC stands for *normally closed* and NO stands for *normally open*. If IN is low, COM is connected to NC. If IN is high, COM is connected to NO.

The TS5A23157 is a break-before-make switch. This means that during switching, a connection is broken before a new connection is established. The NC and NO pins are never connected to each other.

8.2 Functional Block Diagram



8.3 Feature Description

The low ON-state resistance, ON-state resistance matching, and charge injection in the TS5A23157 make this switch an excellent choice for analog signals that require minimal distortion. In addition, the low THD allows audio signals to be preserved more clearly as they pass through the device.

The 1.65-V to 5.5-V operation allows compatibility with more logic levels, and the bidirectional I/Os can pass analog signals from 0 V to V_+ with low distortion. The control inputs are 5-V tolerant, allowing control signals to be present without V_{CC} .

8.4 Device Functional Modes

Table 1 lists the functional modes for TS5A23157.

Table 1. Function Table

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS5A3157 can be used in a variety of customer systems. The TS5A3157 can be used anywhere multiple analog or digital signals must be selected to pass across a single line.

9.2 Typical Application




Figure 19. System Schematic for TS5A23157

9.2.1 Design Requirements

In this particular application, V_+ was 5 V, although V_+ is allowed to be any voltage specified in *Recommended Operating Conditions*. A decoupling capacitor is recommended on the V+ pin. See *Power Supply Recommendations* for more details.

9.2.2 Detailed Design Procedure

In this application, IN is, by default, pulled low to GND. Choose the resistor size based on the current driving strength of the GPIO, the desired power consumption, and the switching frequency (if applicable). If the GPIO is open-drain, use pullup resistors instead.

Typical Application (continued)

9.2.3 Application Curve




Figure 20. Power-Supply Current vs Temperature ($V_{+} = 5 \text{ V}$)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μ F or 0.022- μ F capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Below figure shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

Unused switch I/Os, such as NO, NC, and COM, can be left floating or tied to GND. However, the IN pin must be driven high or low. Due to partial transistor turnon when control inputs are at threshold levels, floating control inputs can cause increased I_{CC} or unknown switch selection states.



11.2 Layout Example




Figure 21. Trace Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Table 2. Parameter Description

SYMBOL	DESCRIPTION
V _{COM}	Voltage at COM
V _{NC}	Voltage at NC
V _{NO}	Voltage at NO
	Resistance between COM and NC or COM and NO ports when the channel is ON
r _{on}	·
Δr _{on}	Difference of r _{on} between channels
r _{on(flat)}	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I _{NC(OFF)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I _{NO(OFF)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the OFF state under worst-case input and output conditions
I _{NC(ON)}	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) being open
I _{NO(ON)}	Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output (COM) being open
I _{COM(ON)}	Leakage current measured at the COM port, with the corresponding channel (NO to COM or NC to COM) in the ON state and the output (NC or NO) being open
V _{IH}	Minimum input voltage for logic high for the control input (IN)
V _{IL}	Minimum input voltage for logic low for the control input (IN)
V _{IN}	Voltage at IN
I _{IH} , I _{IL}	Leakage current measured at IN
t _{ON}	Turnon time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog outputs (COM/NC/NO) signal when the switch is turning ON.
t _{OFF}	Turnoff time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog outputs (COM/NC/NO) signal when the switch is turning OFF.
t _{BBM}	Break-before-make time. This parameter is measured under the specified range of conditions and by the propagation delay between the output of two adjacent analog channels (NC and NO) when the control signal changes state.



Table 2. Parameter Description (continued)

SYMBOL	DESCRIPTION
Q _C	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC, NO, or COM) output. This is measured in coulombs (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_O$, C_L is the load capacitance and ΔV_O is the change in analog output voltage.
C _{NC(OFF)}	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)}	Capacitance at the NO port when the corresponding channel (NC to COM) is OFF
C _{NC(ON)}	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C _{NO(ON)}	Capacitance at the NO port when the corresponding channel (NC to COM) is ON
C _{COM(ON)}	Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON
C _{IN}	Capacitance of IN
O _{ISO}	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF state. OFF isolation, $O_{ISO} = 20$ LOG (V_{NC}/V_{COM}) dB, V_{COM} is the input and V_{NC} is the output.
X _{TALK}	Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel (NC to NO or NO to NC). This is measured at a specific frequency and in dB. Crosstalk, $X_{TALK} = 20 \log (V_{NC1}/V_{NO1})$, V_{NO1} is the input and V_{NC1} is the output.
BW	Bandwidth of the switch. This is the frequency where the gain of an ON channel is -3 dB below the dc gain. Gain is measured from the equation, 20 log (V_{NC}/V_{COM}) dB, where V_{NC} is the output and V_{COM} is the input.
I ₊	Static power-supply current with the control (IN) pin at V ₊ or GND
ΔI_{+}	This is the increase in I ₊ for each control (IN) input that is at the specified voltage, rather than at V ₊ or GND.

Table 3. Summary of Characteristics

CONFIGURATION	2:1 MULTIPLEXER/DEMULTIPLEXER (2 × SPDT)
Number of channels	2
ON-state resistance (r _{on})	10 Ω
ON-state resistance match between channels (Δr _{on})	0.15 Ω
ON-state resistance flatness (r _{on(flat)})	4 Ω
Turnon/turnoff time (t _{ON} /t _{OFF})	5.7 ns/3.8 ns
Break-before-make time (t _{BBM})	0.5 ns
Charge injection (Q _C)	7 pC
Bandwidth (BW)	220 MHz
OFF isolation (O _{SIO})	-65 dB at 10 MHz
Crosstalk 9XTALK)	-66 dB at 10 MHz
Total harmo nic distortion (THD)	0.01%
Leakage current (I _{COM(OFF)} /I _{NC(OFF)})	±1 μA
Package options	10-pin DGS and RSE



12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2004–2015, Texas Instruments Incorporated

Product Folder Links: *TS5A23157*





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A23157DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBR	Samples
TS5A23157DGSRE4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBR	Samples
TS5A23157DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBR	Samples
TS5A23157DGST	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBR	Samples
TS5A23157DGSTG4	ACTIVE	VSSOP	DGS	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBR	Samples
TS5A23157RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBO	Samples
TS5A23157RSERG4	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JBO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A23157:

• Automotive: TS5A23157-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23157DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23157DGST	VSSOP	DGS	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS5A23157RSER	UQFN	RSE	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1

www.ti.com 5-Jun-2014



*All dimensions are nominal

1								
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TS5A23157DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
	TS5A23157DGST	VSSOP	DGS	10	250	358.0	335.0	35.0
	TS5A23157RSER	UQFN	RSE	10	3000	203.0	203.0	35.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)


PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.
 D. This package complies to JEDEC MO-288 variation UEFD.



RSE (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity