## **Lime Microsystems Limited**

Surrey Technology Centre Occam Road The Surrey Research Park Guildford, Surrey GU2 7YG United Kingdom

Tel: +44 (0) 1483 685 063 e-mail: <u>enquiries@limemicro.com</u>



# LimeSDR-PCIe

- FPGA Gateware Description-

Version: 1.0 Last modified: 12/07/2018

# **REVISION HISTORY**

The following table shows the revision history of this document:

Date	Version	Description of Revisions
09/07/2018	1.0	Initial version

# **Table of Contents**

RI	EVISION HISTORY	2
1	INTRODUCTION	4
2	FPGA GATEWARE FEATURES	5
3	GATEWARE DESCRIPTION	6
3.1	Main block diagram	6
3.2	Clock network	
3.3	Softcore processor – nios_cpu	8
	.3.1 Registers of fpgacfg module	11
	.3.2 Registers of pllcfg module	
3.	.3.3 Registers of tstcfg module	17
3.	.3.4 Registers of periphcfg module	20
3.4	PCIe interface – pcie_top	21
3.5	LMS7002 Receive and transmit interface – rxtx_top	24
_	.5.1 Receive interface – rx_path_top	
	.5.2 Transmit interface – tx_path_top	
3.	.5.3 Waveform player – wfm_player_top	30
2.6	General periphery – general_periph_top	21
3.6		
3.7	PLL module – pll_top	2.4
3.7		
3.8	Board test module – tst_top	37
5.0	bourd test module tist_top	
4	EXAMPLES	39
4.1	Accessing FPGA registers	39
4.2	Accessing LMS7002M registers	40
4.2	Desireham anatual	4.4
4.3	Periphery control	41
11	Configuring EDGA DLL modulo	A1
	Configuring FPGA PLL module	
	.4.1 RX PLL module - rxpii_top configuration (auto phase shift mode)	
4.	.+.2 17 FEE module - txpii_top comiguration (auto phase sint mode)	42
4.5	Controlling TX and RX data stream	ΛQ
٠.5	Controlling 17 and 17 data stream.	43
16	Using WFM player	44

## 1 Introduction

This document contains functional description of FPGA gateware project suited for LimeSDR-PCIe board.

**FPGA project** - LimeSDR-PCIe\_lms7\_trx project can be downloaded from GitHub repository https://github.com/myriadrf/LimeSDR-PCIe\_GW.

**Required hardware** – LimeSDR-PCIe v1.3 board.

**Development software** – project is created with Altera Quartus prime, Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition with Cyclone IV GX device support. Mentioned software edition is free and can be downloaded from (<a href="https://www.altera.com">https://www.altera.com</a>). Although other Altera Quartus prime software versions supporting Cyclone IV GX family might work as well but it is recommended to use same version as project was created.

# 2 FPGA gateware features

Gateware contains following features:

- Interface to LMS7002 LimeLight<sup>TM</sup> digital IQ interface in TRXIQ double data rate mode;
- Real time data transfer between host and LMS7002 chip;
- PCIe interface for transferring data between host and FPGA;
- TX samples synchronization with RX samples time stamp;
- SPI connection between LMS7002 chip and other on-board devices;
- Reconfigurable PLL blocks for LMS7002 clocking;
- Internal SPI registers for FPGA control.



## 3 Gateware description

This chapter describes main modules of LimeSDR-PCIe\_lms7\_trx project.

### 3.1 Main block diagram

Cyclone IV FPGA provides FIFO interface with PCIe. There are two endpoints (F2H\_C0 – FPGA to Host and H2F\_C0 – Host to FPGA) implemented for control data and two endpoints for stream data (H2F\_S0 – Host to FPGA and F2H\_S0 – FPGA to Host). Control endpoints are connected to NIOS II softcore processor which provides SPI and I2C communication interfaces for LMS7002M chip, TCXO DAC, ADF4002 phase detector, LM75 temperature sensor, Si5351C clock generator. NIOS also provides access to internal SPI configuration registers. Stream endpoints are dedicated for receiving and sending IQ data from/to LMS7002M. **Figure 1** contains top block diagram with main modules. Description of main FPGA instances can be found in **Table 1**.




Figure 1 Top block diagram

Table 1 Description of main instances

Instance	Description
nios_cpu	NIOS II softcore processor with memory registers. Provides periphery control. See <b>3.3 Softcore processor – nios_cpu</b> .
pcie_top	Provides data transfer between external host and FPGA through PCle interface See <b>3.4 PCle interface – pcie_top.</b>

Instance	Description		
rxtx_top	Receive and transmit logic between FPGA and external LMS7002 transceiver. See <b>3.5 LMS7002 Receive and transmit interface</b> –		
	rxtx_top.		
general_periph_top	Control module for onboard periphery such as LEDs, GPIO, FAN. See 3.6		
	General periphery – general_periph_top.		
pll_top	Module provides required clocks for rxtx_top module. See 3.7 PLL		
	module - pll_top		
tst_top	Board test logic to test external DDR2 memory and external clocks. See		
	3.8 Board test module – tst_top.		

### 3.2 Clock network

Figure 2 shows dataflow between main modules and clocking scheme. More details can be found in Table 2.




Figure 2 Gateware clock network

**Table 2 Clock network description** 

Clock name	Frequency, MHz	Description
LMS_MCLK1	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for TXPLL.
LMS_MCLK2	Configurable	Sample clock from LMS7002M IC. Used as a reference clock for RXPLL.
LMS_FCLK1	Configurable	Sample clock, LMS7002M IC latches LMS_DIQ1 bus signals using this clock.
LMS_FCLK2	Configurable	Not used

	Frequency,	
Clock name	MHz	Description
txpll_c1	Configurable	FPGA launches LMS_DIQ1 bus signals using this clock.
		Used for clocking FPGA TX modules.
rxpll_c1	Configurable	FPGA latches LMS_DIQ2 bus signals using this clock.
	_	Used for clocking FPGA RX modules.
LMK_CLK	30.72	Reference clock from LMK00105 clock buffer.
CLK50_FPGA	50	External oscillator, used for DDR2_1 memory controller.
CLK100_FPGA	100	External oscillator, used for NIOS CPU.
CLK125_FPGA	125	External oscillator, used for PCle controller.
SI_CLK0	27	Connected only to tst_top module
SI_CLK1	27	
SI_CLK2	27	
SI_CLK3	27	
SI_CLK5	27	
SI_CLK6	27	
SI_CLK7	27	

# 3.3 Softcore processor – nios\_cpu

**Figure 3** shows block diagram of nios\_cpu module. This module contains softcore ALTERA NIOS II CPU and user accessible configuration registers for other modules. More detailed description can be found in **Table 3**. Module generic parameters are explained in **Table 4** and ports are described in **Table 5**.




Figure 3 nios\_cpu block diagram

Table 3 Description of nios\_cpu instances

Instance	Description
lms_ctr	NIOS II softcore processor instance. Processor constantly monitors input FIFO buffer connected to <i>exfifo_if</i> ports and reads one packet containing 64 bytes. See <b>LMS64C control protocol</b> document for protocol description and command list. NIOS CPU executes received command and writes 64 bytes response packet to FIFO buffer connected to <i>exfifo_of</i> ports.
cfg_top	Wrapper module for SPI configuration registers.
fpgacfg	General configuration 32x16b addressable registers. Address range 0x0000 - 0x001F. See <b>Table 6</b> for register description.
pllcfg	PLL configuration registers. Address range 0x0020 - 0x003F. See <b>Table 7</b> for register description.
tstcfg	Test module configuration registers. Address range 0x0060 - 0x007F. see <b>Table 8</b> for register description.

Instance	Description
periphcfg	Peripheral configuration registers. Address range 0x0020 - 0x003F. See
	Table 9 for register description.

Table 4 nios\_cpu module parameters

Parameter	Туре	Default	Description	
Start address of SPI registers				
FPGACFG_START_ADDR	integer	0		
PLLCFG_START_ADDR intege		32	Start address of SPI register modules. Has to be	
TSTCFG_START_ADDR	integer	64	multiple of 32	
PERIPHCFG_START_ADDR	integer	192		

Table 5 nios\_cpu module ports

Table 5 nios_cpu module ports					
Port	Туре	Width	Description		
clk	in	1	Free running clock. 100MHz		
reset_n	in	1	Asynchronous, active low reset		
		Contro	ol data FIFO		
exfifo_if_d	in	32	External control input FIFO data		
exfifo_if_rd	out	1	External control input FIFO read request		
exfifo_if_rdempty	in	1	External control input FIFO read empty		
exfifo_of_d	out	32	External control output FIFO data		
exfifo_of_wr	out	1	External control output FIFO write request		
exfifo_of_wrfull	in	1	External control output FIFO write full		
exfifo_of_rst	out	1	External control output FIFO reset request, active high		
			SPI 0		
spi_0_MISO	in	1	SPI 0 master input		
spi_0_MOSI	out	1	SPI 0 master output		
spi_0_SCLK	out	1	SPI 0 clock		
			SPI 0 slave select. spi_0_SS_n[0] - connected to LMS7002, spi_0_SS_n[1] - to internal SPI modules		
spi_0_SS_n	out	5			
			SPI 1		
spi_1_MISO	in	1	SPI 1 master input		
spi_1_MOSI	out	1	SPI 1 master output		
spi_1_SCLK	out	1	SPI 1 clock		
spi 1 SS n	Quit	2	SPI 1 slave select. spi_1_SS_n[0] - connected to onboard TCXO DAC, spi_1_SS_n[1] - to phase detector ADF4002		
391_1_33_11	out		SPI 2		
spi 2 MISO	in	1	SPI 2 master input		
spi_2_MISO	out	1	SPI 2 master output		
spi 2 SCLK	out	1	SPI 2 clock		
25.7 20011	Loui		01 1 2 0100K		

Port	Туре	Width	Description	
spi 2 SS n	out	1	spi_2_SS_n - connected to external FPGA configuration flash	
			I2C	
i2c_scl	inout	1	I2C bus clock, connected to temperature sensor and EEPROM memory.	
i2c sda	inout	1	I2C bus data, connected to temperature sensor and EEPROM memory.	
		Genral	purpose I/O	
gpi	in	8	Not used	
gpo	out	8	gpo[0] - indicates NIOS activity. 0 - Idle, 1 - Busy. gpo[7-1] - not used	
LMS7002 control				
lms_ctr_gpio	out	4	lms_ctr_gpio[0] - LMS7002 reset. lms_ctr_gpio{3-1] - not used	
		Configur	ation registers	
from_fpgacfg	out	512		
to_fpgacfg	in	512		
from_pllcfg	out	512		
to_pllcfg	in	512		
from_tstcfg	out	512	Input/output ports from/to SPI configuration registers	
to_tstcfg	in	512		
to_tstcfg_from_rxtx	in	512		
to_periphcfg	in	512		
from_periphcfg	out	512		

# 3.3.1 Registers of fpgacfg module

Table 6 Register description of fpgacfg module

	ne o Register description of Tpgacig module							
Address	Def.	Bits	Name	Description				
	value							
00000			Board identification number					
0x0000		15-0	Board ID	LimeSDR-PCIe ( <b>Default 000F</b> )				
0x0001			G	ateware version control				
0x0001		15-0	GW_VER	Gatewate version number				
0x0002		Gateware revision control						
0x0002		15-0	GW_REV	Gateware revision number				
		Board version control						
0x0003		15-7	Reserved					
0x0003		6-4	BOM_VER	Bill of material version				
		3-0	HW_VER	Hardware version.				
0x0004	0000	15-0	Reserved					
		Clock source selection for TX and RX interfaces						
	0000	15-2	Reserved					
0x0005		0000 1 DRCT_CLK_EN		RX clk:				
0x0005			DDCT CLV EN	0 - PLL source ( <b>Default</b> )				
			DRCI_CLK_EN	1 - Direct clock source				
		0		TX clk:				

Address	Def. value	Bits	Name	Description			
				0 - PLL source ( <b>Default</b> )			
				1 - Direct clock source			
0x0006	0000	15-0	15-0 Reserved				
		15.10		X MIMO Channel control			
		15-10	Reserved	TX ch. 1:			
		9		0 - Disabled			
				1 - Enabled ( <b>Default</b> )			
			CH_EN	TX ch. 0:			
		8		0 - Disabled			
0x0007	0303			1 - Enabled ( <b>Default</b> )			
		7-2	Reserved				
				RX ch. 1:			
		1		0 - Disabled			
			CH_EN	1 - Enabled ( <b>Default</b> ) RX ch. 0:			
		0		0 - Disabled			
				1 - Enabled ( <b>Default</b> )			
				DIQ interface control			
		15-11	Reserved				
		10	DLB_EN	Not used			
				Packets synchronization using timestamps:			
		9	SYNCH_DIS	0 - Enabled			
				1 - Disabled ( <b>Default</b> )			
		0	MIMO_INT_EN	MIMO mode:			
		8		0 - Disabled			
		7		1 - Enabled ( <b>Default</b> ) TRXIQ_pulse mode:			
			TRIQ_PULSE	0 - OFF ( <b>Default</b> )			
0x0008	0102		71112 6262	1 - ON			
				DIQ interface mode:			
		6	DDR_EN	0 - SDR			
				1 - DDR ( <b>Default</b> )			
				Limelight port mode:			
		5	MODE	0 - TRXIQ (Default)			
		4.0	D I	1 - JESD207 (Currently not implemented)			
		4-2	Reserved	Interface sample width selection:			
				"10" - 12bit ( <b>Default</b> )			
		1-0	SMPL_WIDTH	"01" - Do not use			
				"00" - 16bit			
				Packet control			
		15-2	Reserved				
				TX packets dropping flag clear:			
0x0009	0003	1	TXPCT_LOSS_CLR	0 - Normal operation ( <b>Default</b> )			
				1 - Rising edge clears flag			
		0	SMPL_NR_CLR	Reset timestamp: 0 - Normal operation ( <b>Default</b> )			
			DMI L_IIR_CLR	1 - Timestamp is cleared			
			RX	X and TX module control			
		15-10	Reserved				
				Test pattern on TX:			
		9	TX_PTRN_EN	0 - Disabled ( <b>Default</b> )			
				1 - Enabled			
0x000A	0000		DAY DADAY EN	Test pattern on RX:			
		8	RX_PTRN_EN	0 - Disabled ( <b>Default</b> )			
		7-2	Reserved	1 - Enabled			
		1-4	INCOCI VCU	TX chain:			
		1	TX_EN	0 - Disabled ( <b>Default</b> )			
		1		1 - Enabled			
			I	1			

Address	Def. value	Bits	Name	Description
		0	RX_EN	RX chain: 0 - Disabled ( <b>Default</b> )
0x000B	0000	15-0	Reserved	1 - Enabled
ОХОООБ	0000	13-0		l WFM player control 1
		15-2	Reserved	WIN player control i
		_		WFM ch.1:
0x000C	0003	1		0 - Disabled
UXUUUC	0003		WFM_CH_EN	1 - Enabled ( <b>Default</b> )
		0		WFM ch.0:
		0		0 - Disabled 1 - Enabled ( <b>Default</b> )
				WFM player control 2
		15-3	Reserved	VIII puyer control 2
				WFM player file load:
		2	WFM_LOAD	0 to 1 transition starts WFM file loading
0x000D	0001			0 - WFM file loading disabled ( <b>Default</b> )
				WFM player loaded file play enable:
		1	WFM_PLAY	0 - Disabled 1 - Enabled ( <b>Default</b> )
		0	Reserved	1 - Enabled ( <b>Default</b> )
		U		WFM player control 3
		15-2	Reserved	- Fragis Communication Communi
0x000E	0002		WFM_SMPL_WIDTH	WFM player sample width control:
UXUUUE	0002			"10" - 12bit, ( <b>Default</b> )
				"01" - Do not use
			_	"00" - 16bit
0x000F 0x0010	0000	15-0 15-0	Reserved Reserved	
0x0010	0000	15-0	Reserved	
0.10011	0000	10 0		Controlled SPI enable
		15-8	Reserved	
		7	SPI_SS7	
		6	SPI_SS6	
0x0012	FFFF	5 4	SPI_SS5 SPI_SS4	Natural
		3	SPI_SS3	Not used
		2	SPI_SS2	
		1		1
			SPI_SS1	
		0	SPI_SS1 SPI_SS0	
		0	SPI_SS0	IS7002 MISC pin control
		15	SPI_SS0  LN Reserved	IS7002 MISC pin control
		0 15 14	Reserved LMS2_RXEN	IS7002 MISC pin control
		0 15 14 13	Reserved LMS2_RXEN LMS2_TXEN	IS7002 MISC pin control
		0 15 14 13 12	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXNRX2	
		0 15 14 13	SPI_SS0	IS7002 MISC pin control  Not used
		15 14 13 12 11	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXNRX2	
		15 14 13 12 11 10 9 8	SPI_SS0	
0.031-		15 14 13 12 11 10 9	SPI_SS0	Not used
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXEN LMS2_TXNRX2 LMS2_TXNRX1 LMS2_CORE_LDO_EN LMS2_RESET LMS2_SS Reserved	Not used  RX hard enable:
0x0013	6F6F	15 14 13 12 11 10 9 8	SPI_SS0	Not used  RX hard enable: 0 - Disabled
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXEN LMS2_TXNRX2 LMS2_TXNRX1 LMS2_CORE_LDO_EN LMS2_RESET LMS2_SS Reserved	Not used  RX hard enable: 0 - Disabled 1 - Enabled ( <b>Default</b> )
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXEN LMS2_TXNRX2 LMS2_TXNRX1 LMS2_CORE_LDO_EN LMS2_RESET LMS2_SS Reserved	Not used  RX hard enable: 0 - Disabled
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXEN LMS2_TXNRX2 LMS2_TXNRX1 LMS2_CORE_LDO_EN LMS2_RESET LMS2_SS Reserved LMS1_RXEN	Not used  RX hard enable: 0 - Disabled 1 - Enabled (Default) TX hard enable:
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7 6	Reserved	Not used  RX hard enable: 0 - Disabled 1 - Enabled (Default)  TX hard enable: 0 - Disabled 1 - Enabled (Default) Port 2 mode selection:
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7	Reserved LMS2_RXEN LMS2_TXEN LMS2_TXEN LMS2_TXNRX2 LMS2_TXNRX1 LMS2_CORE_LDO_EN LMS2_RESET LMS2_SS Reserved LMS1_RXEN	Not used  RX hard enable: 0 - Disabled 1 - Enabled (Default)  TX hard enable: 0 - Disabled 1 - Enabled (Default)  Port 2 mode selection: 0 - TXIQ (Default)
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7 6	Reserved	Not used  RX hard enable: 0 - Disabled 1 - Enabled (Default)  TX hard enable: 0 - Disabled 1 - Enabled (Default)  Port 2 mode selection: 0 - TXIQ (Default) 1 - RXIQ
0x0013	6F6F	0 15 14 13 12 11 10 9 8 7 6	Reserved	Not used  RX hard enable: 0 - Disabled 1 - Enabled (Default)  TX hard enable: 0 - Disabled 1 - Enabled (Default)  Port 2 mode selection: 0 - TXIQ (Default)

Address	Def. value	Bits	Name	Description
				1 - RXIQ ( <b>Default</b> )
				Internal LDO control:
		2	LMS1_CORE_LDO_EN	0 - Disabled ( <b>Default</b> )
				1 - Enabled
				Hardware reset:
		1	LMS1_RESET	0 - Reset activated
				1 - Reset inactive ( <b>Default</b> )
		0	LMS1_SS	Not used
0x0014	0000	15-0	Reserved for lms3_4	
0x0015	0000	15-0	Reserved for lms5-6	
0x0016	0000	15-0	Reserved for lms7-8	
				IO for external periphery
		15-14	Reserved	
		13	GPIO13	
		12	GPIO12	
		11	GPIO11	
		10	GPIO10	Not used
		9	GPIO9	
		<u>8</u> 7	GPIO8 GPIO7	
			GHU/	Ch. B shunt:
		6	GPIO6	Cii. B shuiit: 0 - Disabled
		U	G1100	1 - Enabled ( <b>Default</b> )
				Ch. B attenuator
	0000	5	GPIO5	0 - Disabled ( <b>Default</b> )
0x0017			Grios	1 - Enabled
				RF loopback ch. B:
		4	GPIO4	0 - Disabled ( <b>Default</b> )
		· .	01104	1 - Enabled
		3	GPIO3	Reserved
				Ch. A shunt:
		2	GPIO2	0 - Disabled
				1 - Enabled ( <b>Default</b> )
				Ch. A attenuator:
		1	GPIO1  GPIO0	0 - Disabled ( <b>Default</b> )
				1 - Enabled
				RF loopback ch. A:
		0		0 - Disabled ( <b>Default</b> )
				1 - Enabled
0x0018	0001	15-1	Reserved	
		0	DEV_CTRL0	Not used
0x0019		15-0	Reserved	
		1.5	December 1	Onboard led control
		15	Reserved	
		14	Reserved Reserved	
		13	Reserved	1
		11	Reserved	1
		10	Reserved	1
		9	Reserved	1
		8	Reserved	1
0x001A	0000	7	Reserved	
0.100111		6	FPGA_LED2_G	Green LED2 control, do not turn on while red LED2 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		5	FPGA_LED2_R	Red LED2 control, do not turn on while green LED2 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		4	FPGA_LED2_OVRD	LED2 control override: 0 - OFF (Default) 1 - ON

Address	Def. value	Bits	Name	Description
	varue	3	Reserved	
		2	FPGA_LED1_G	Green LED1 control, do not turn on while red LED1 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		1	FPGA_LED1_R	Red LED1 control, do not turn on while green LED1 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		0	FPGA_LED1_OVRD	LED1 control override: 0 - OFF ( <b>Default</b> ) 1 - ON
		15-8	Reserved	
		7	Reserved	
	0000	6	Reserved	
		5	Reserved	
0x001B		4	Reserved	
		3	Reserved	
		2	Reserved	
		1	Reserved	
		0	Reserved	
		15-3	Reserved	Onboard led control
		2	FX3_LED_G	Green FX3 control, do not turn on while red FX3 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
0x001C	0000	1	FX3_LED_R	Red FX3 control, do not turn on while green FX3 is on: 0 - OFF ( <b>Default</b> ) 1 - ON
		0	FX3_LED_OVRD	FX3 control override: 0 - OFF (Default) 1 - ON
0x001D	0000	15-0	Reserved	
0x001E	0000	15-0	Reserved	
0x001F	0000	15-0	Reserved	

# 3.3.2 Registers of pllcfg module

Table 7 Register description of pllcfg module

Address	Def. value	Bits	Name	Description
0x0020	0000	15-0	Reserved	
				PLL configuration status
		15-4	Reserved	
				Auto phase configuration error status:
		3	AUTO_PHCFG_ERR	0 – no error
				1 – Error
				Auto phase configuration status:
0x0021	0001	2	AUTO_PHCFG_DONE	0 – Not done
0x0021	0001			1 – Done
				PLL reconfiguration busy status:
		1	BUSY	0-Idle
				1 – Busy
				PLL configuration status:
		0	DONE	0 – Not done
				1 – Done
				PLL lock status
		15-2	Reserved	
0x0022	0000			RX PLL:
		1	PLL_LOCK	0 – No lock
				1 – Locked

Address	Def. value	Bits	Name	Description		
				TX PLL:		
		0		0 – No lock		
				1 – Locked PLL control		
		15 Reserved				
		13	Reserved	PLL phase configuration mode:		
		14	PHCFG_MODE	0 - Manual		
				1 - AUTO		
				Phase shift direction:		
		13	PHCFG_UpDn	0 - Down		
				1 - Up		
				Counter index for phase shift:		
		12-8	CNT_IND	0000 - All output counters 0001 - M counter		
		12-0	CNI_IND	0010 - CO counter		
				0011 - C1 counter		
0x0023	0000			PLL index for reconfiguration:		
0x0023	0000	7-3	PLL_IND	0000 - TX PLL		
		1-3	FLL_IND	0001 - RX PLL		
				Do not use other index values		
			DI I DOM OTA DE	Reset bit for PLL:		
		2	PLLRST_START	0 - Reset inactive		
				0 to 1 transition triggers reset for PLL with selected index Phase shift start:		
				0 - Phase shift process inactive		
		1	PHCFG_START	0 to 1 - transition triggers phase shift process for PLL with selected		
				indexes		
				PLL reconfiguration start:		
		0	PLLCFG_START	0 - Phase shift process inactive		
			TEEGI G_START	0 to 1 - transition triggers phase shift process for PLL with selected		
				indexes PLL reconfiguration settings		
0x0024	0000	15-0	CNT_PHASE	Counter phase value		
		15	Reserved	Counter phase value		
		14-11	PLLCFG_BS	Bandwidth setting (Not used)		
		10-8	CHP_CURR	PLL charge Pump Current (1)		
0x0025	01F0			PLL VCO division value		
0.10020	011 0	7	PLLCFG_VCODIV	0 = 2		
		6-2	DILCEC LE DEC	1 = 1 PLL Loop filter resistance (1)		
		1-0	PLLCFG_LF_RES PLLCFG_LF_CAP	PLL Loop filter capacitance (1)		
		15-4	Reserved	1 EE Eoop Ther capacitance		
		3	M_ODDDIV			
0x0026	0001	2	M_BYP			
		1	N_ODDDIV			
		0	N_BYP			
		15	C7_ODDDIV			
		14	C7_BYP C6_ODDDIV	1		
		12	C6_ODDDIV			
		11	C5_ODDDIV			
		10	C5_BYP	Counter bypass and odd division control bits (1)		
		9	C4_ODDDIV			
0x0027	555A	- 8	C4_BYP			
		7	C3_ODDDIV			
		6	C3_BYP			
		5	C2_ODDDIV C2_BYP			
		3	C2_BYP C1_ODDDIV	1		
		2	C1_BYP			
•			C0_ODDDIV	4		

Address	Def. value	Bits	Name	Description				
		0	C0_BYP					
		15	C15_ODDDIV					
		14	C15_BYP					
		13	C14_ODDDIV					
		12	C14_BYP					
		11	C13_ODDDIV					
		10	C13_BYP					
		9	C12_ODDDIV					
0x0028	5555	8	C12_BYP					
0x0028	3333	7	C11_ODDDIV					
		6	C11_BYP					
		5	C10_ODDDIV					
		4	C10_BYP					
		3	C9_ODDDIV					
		2	C9_BYP					
		1	C8_ODDDIV					
		0	C8_BYP					
0x0029		15-0	Reserved					
0x002A	0000	15-8	N_HCNT[15:8]	N counter values (1)				
0X002A	0000	7-0	N_LCNT[7:0]	TV Counter variets				
0x002B	0000	15-8	M_HCNT[15:8]	M counter values (1)				
	0000	7-0	M_LCNT[7:0]	Wi Counter values				
0x002C	0000	15-0	M_FRAC[15:0]	M fractional counter values (Only for fractional PLL) (1)				
0x002D	0000	15-0	M_FRAC[31:16]	Wi fractional counter values (Only for fractional LEE)				
0x002E	0000	15-8	C0_HCNT[15:8]	C0 counter values (1)				
0X002L	0000	7-0	C0_LCNT[7:0]	Co counter values				
0x002F	0000	15-8	C1_HCNT[15:8]	C1 counter values (1)				
0x0021	0000	7-0	C1_LCNT[7:0]	Ci codifici varios				
0x0030	0000	15-8	C2_HCNT[15:8]	C2counter values (1)				
0.0050	0000	7-0	C2_LCNT[7:0]	C2Counci values				
0x0031	0000	15-8	C3_HCNT[15:8]	C3 counter values (1)				
0.10001	0000	7-0	C3_LCNT[7:0]	es counter fundos				
0x0032	0000	15-8	C4_HCNT[15:8]	C4 counter values (1)				
		7-0	C4_LCNT[7:0]					
0x0033	0000	15-8	C5_HCNT[15:8]	C5 counter values (1)				
		7-0	C5_LCNT[7:0]					
0x0034	0000	15-8	C6_HCNT[15:8]	C6 counter values (1)				
		7-0	C6_LCNT[7:0]					
0x0035	0000	15-8	C7_HCNT[15:8]	C7 counter values (1)				
		7-0	C7_LCNT[7:0]					
0x0036	0000	15-8	C8_HCNT[15:8]	C8 counter values (1)				
		7-0	C8_LCNT[7:0]					
0x0037	0000	15-8 7-0	C9_HCNT[15:8] C9_LCNT[7:0]	C9 counter values (1)				
0×0020			Reserved					
0x0038 0x0039	<del> </del>	15-0 15-0	Reserved	┥				
0x0039	1	15-0	Reserved	-				
0x003A 0x003B		15-0	Reserved	Reserved for C10-C15 counter values				
0x003B	1	15-0	Reserved	-				
0x003C		15-0	Reserved	-				
UXUUSD		13-0	INCSCI VEU	Auto phase shift options				
0x003E	0FFF		AUTO_PHCFG_SMPLS	Samples to compare in auto phase shift mode				
0x003F	0002		AUTO_PHCFG_SMPLS  AUTO_PHCFG_STEP	Step size for auto phase				
		<u> </u>	AUTO_PHOFG_STEP   Step size for auto phase					

Note 1: For detailed description see "Cyclone IV Device Handbook", Chapter 5. Clock Networks and PLLs in Cyclone IV Devices.

## 3.3.3 Registers of tstcfg module

Table 8 Register description of tstcfg module

Table 8 Reg	Def. value	Bits	Туре	Name	Description
	value			<u> </u>	SPI signature
0.0070	0000	15-8		Reserved	
0x0060 00F0	7-4	R	SPI_SIGN_REZULT	Inverted bits from SPI_SIGN register	
		3-0	R/W	SPI_SIGN	SPI module test register.
			•		Test enable
		15-6		Reserved	
					DDR2_2 memory test:
ı		5	R/W	DDR2_2_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					DDR2_2 memory test:
ı		4	R/W	DDR2_1_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
ı					Phase detector test:
ı		3	R/W	ADF_TST_EN	0 - Disabled ( <b>Default</b> )
0x0061	0000				1 - Enabled
		_			VCTCXO test:
		2	R/W	VCTCXO_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
				CIECULO TOTAL	Si5351C clock test:
		1	R/W	Si5351C_TST_EN	0 - Disabled ( <b>Default</b> )
					1 - Enabled
		0	D/337	EVA BOLIZ FROM EN	FX3 PCLK clock test:
		0	R/W	FX3_PCLK_TST_EN	0 - Disabled ( <b>Default</b> )
0x0062				December 4	1 - Enabled
UXUU62				Reserved	Crror insertion
		15-6		Reserved	rror insertion
		13-0		Reserved	DDR2_2 insert error to memory test:
	0000	5	R/W	DDR2_2_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
		3	IV/ VV	DDR2_2_ISI_FRC_ERR	1 - Enabled
					DDR2_1 insert error to memory test:
		4	R/W	DDR2_1_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
		' '	10 11		1 - Enabled
					Insert error to phase detector test:
		3	R/W	ADF_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
0x0063			37.1		1 - Enabled
					Insert error to VCTCXO test:
		2	R/W	VCTCXO_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Insert error to Si5351C clock test:
		1	R/W	Si5351C_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
					Insert error to FX3 PCLK clock test:
		0	R/W	FX3_PCLK_TST_FRC_ERR	0 - Disabled ( <b>Default</b> )
					1 - Enabled
0x0064				Reserved	
					Test status
		15-6		Reserved	
					DDR2_2 test status:
		5	R	DDR2_2_TST_CMPLT	0 - Not completed
					1 - Completed
			_		DDR2_1test status:
0x0065	0000	4	R	DDR2_1_TST_CMPLT	0 - Not completed
					1 - Completed
		_	D.	A DECIMENTAL COMPANY	Phase detector test status:
		3	R	ADF_TST_CMPLT	0 - Not completed
		-			1 - Completed
		2	R	VCTCXO_TST_CMPLT	VCTCXO test status: 0 - Not completed
			K	VCICAU_ISI_CMFLI	1 - Completed
		<u> </u>			ı - Compicicu

Address	Def. value	Bits	Type	Name	Description
		1	R	Si5351C_TST_CMPLT	Si5351C clock test status: 0 - Not completed 1 - Completed
		0	R	FX3_PCLK_TST_CMPLT	FX3 PCLK clock test status: 0 - Not completed
0x0066				Reserved	1 - Completed
ONOGGO					Fest results
		15-6		Reserved	
					DDR2_2 test result:
		5	R	DDR2_2_TST_REZ	0 - Fail 1 - Pass
0x0067	0000	4	R	DDR2_1_TST_REZ	DDR2_1 test result: 0 - Fail 1 - Pass
		3	R	ADF_TST_REZ	Not used
		2	R	VCTCXO_TST_REZ	Not used
		1	R	Si5351C_TST_REZ	Not used
		0	R	FX3_PCLK_TST_REZ	Not used
					est counter values
0x0068				Reserved	
0x0069			R	FX3_CLK_CNT	FX3 PCLK clock counter value
0x006A			R	Si5351C_CLK0_CNT	Si5351C CLK0 counter value
0x006B			R	Si5351C_CLK1_CNT	Si5351C CLK1 counter value
0x006C			R	Si5351C_CLK2_CNT	Si5351C CLK2 counter value
0x006D			R	Si5351C_CLK3_CNT	Si5351C CLK3 counter value
0x006E			_	Reserved	
0x006F			R	Si5351C_CLK5_CNT	Si5351C CLK5 counter value
0x0070			R	Si5351C_CLK6_CNT	Si5351C CLK6 counter value
0x0071			R	Si5351C_CLK7_CNT	Si5351C CLK7 counter value
0x0072 0x0073			R R	LMK_CLK_CNT_L LMK_CLK_CNT_H	LMK clock counter value
0x0073			R	ADF_CNT	ADF transition count value
0x0074			- K	Reserved	ADI transition count varae
0.0073					letailed test results 1
		15-3		Reserved	
		2	R	DDR2_1_TST_FAIL	DDR2_1 test result: 0 - Test not completed 1 - Fail
0x0076		1	R	DDR2_1_TST_PASS	DDR2_1 test result: 0 - Test not completed 1 - Pass
		0	R	DDR2_1_TST_CMPLT	DDR2_1 test result: 0 - Test not completed 1 - Test complete
				DDR2_1 d	letailed test results 2
0x0077		15-0	R	DDR2_1_PNF_PER_BIT_L	DDR2_1 data [15:0] bus pas not fail per bit: 0 - Fail 1 - Pass
				DDR2_1 d	letailed test results 3
0x0078		15-0	R	DDR2_1_PNF_PER_BIT_H	DDR2_1 data [31:16] bus pas not fail per bit: 0 - Fail
00070		15.0		Decembed	1 - Pass
0x0079		15-0		Reserved DDP2 2.d	letailed test results 1
		15-3		Reserved DDR2_2 d	ictaneu test results 1
		13-3	1	Reserved	DDR2_2 test result:
0x007A		2	R	DDR2_2_TST_FAIL	0 - Test not completed 1 - Fail
		1	R	DDR2_2_TST_PASS	DDR2_2 test result:

Address	Def. value	Bits	Type	Name	Description		
					0 - Test not completed		
					1 - Pass		
					DDR2_2 test result:		
		0	R	DDR2_2_TST_CMPLT	0 - Test not completed		
					1 - Test complete		
				DDR2_2 de	etailed test results 2		
0x007B					DDR2_2 data [15:0] bus pas not fail per bit:		
0X007B		15-0 R	DDR2_2_PNF_PER_BIT_L	0 - Fail			
					1 - Pass		
		DDR2_2 detailed test results 3					
0x007C					DDR2_2 data [31:16] bus pas not fail per bit:		
0.007C			15-0	R	DDR2_2_PNF_PER_BIT_H	0 - Fail	
					1 - Pass		
0x007D	AAAA			TX t	est pattern 1		
0X007D	AAAA	15-0	R/W	TX_TST_I	TX test pattern I sample value		
0x007E	5555			TX t	est pattern 2		
UXUU/E	2223	15-0	R/W	TX_TST_Q	TX test pattern Q sample value		
0x007F		15-0		Reserved			

# 3.3.4 Registers of periphcfg module

Table 9 Register description of periphcfg module

Address	Def. value	Bits	Type	Name	Description		
		Board GPIO control 1					
		15-8		Reserved			
0x00C0	FFFF	7-0	R/W	BOARD_GPIO_OVRD	GPIO control override (each bit controls corresponding GPIO):  0 - Dedicated function 1 - Overridden by user ( <b>Default</b> )		
0x00C1		15-0		Reserved for GPIO	1 - Overridden by user ( <b>Derault</b> )		
000001		13-0			ard GPIO control 2		
		15-8		Reserved	art of 10 control 2		
0x00C2	0000	13.0			GPIO read value (each from corresponding GPIO):		
		7-0	R	BOARD_GPIO_RD	0 - Low level		
					1 - High level		
0x00C3		15-0		Reserved for GPIO			
					ard GPIO control 3		
	0000	15-8		Reserved			
0x00C4		7-0	R/W	BOARD_GPIO_DIR	Onboard GPIO direction (each bit controls corresponding GPIO):  0 - Input ( <b>Default</b> )		
					1 - Output		
0x00C5		15-0		Reserved for GPIO			
		17.0			ard GPIO control 4		
		15-8		Reserved	and a second second		
0x00C6	0000	7-0	R/W	BOARD_GPIO_VAL	GPIO output value (each bit controls corresponding GPIO):  0 - Low level  1 - High level		
0x00C7		15-0		Reserved for GPIO			
0x00C8	0000	15-0		PERIPH_INPUT_RD_0	Not used		
0x00C9	0000	15-0		PERIPH_INPUT_RD_1	Not used		
0x00CA		15-0		Reserved			
0x00CB		15-0		Reserved			
			·	Board	d peripheral control 1		
0x00CC	0000	15-1 0	R/W	PERIPH_OUTPUT_OVRD_0	Not used Fan control override:		

					0 - Dedicated function ( <b>Default</b> )
				Don't w	1 - User controlled
		15.1		Воага ро Т	eripheral control 1
0.0000	0000	15-1		1	Not used
0x00CD	0000			PERIPH_OUTPUT_VAL_0	Fan control pin:
		0	R/W		0 - OFF ( <b>Default</b> )
					1- ON
0x00CE	0000	15-0		PERIPH_OUTPUT_OVRD_1	Not used
0x00CF	0000	15-0		PERIPH_OUTPUT_VAL_1	Not used
0x00D0		15-0		Reserved	
0x00D1		15-0		Reserved	
0x00D2		15-0		Reserved	
0x00D3		15-0		Reserved	
0x00D4		15-0		Reserved	
0x00D5		15-0		Reserved	
0x00D6		15-0		Reserved	
0x00D7		15-0		Reserved	
0x00D8		15-0		Reserved	
0x00D9		15-0		Reserved	
0x00DA		15-0		Reserved	
0x00DB		15-0		Reserved	
0x00DC		15-0		Reserved	
0x00DD		15-0		Reserved	
0x00DE		15-0		Reserved	
0x00DF		15-0		Reserved	

## 3.4 PCIe interface – pcie\_top

Provides data transfer between external host and FPGA trough PCIe interface.

All data exchange between pcie\_top module and other FPGA logic is done through FIFO buffers. Module xillybus constantly monitors all FIFO buffers. For example, internal logic writes IQ stream packets containing 4kB data to FIFO buffer through F2H\_S0 ports. Once xillybus module detects

that F2H\_S0 FIFO buffer is not empty and external host is ready, all data is read from FIFO buffer and written to host controller trough PCIe interface.




Figure 4 pcie\_top block diagram

**Table 10 Description of pcie\_top instances** 

Instance	Description
xillybus	Provides data transfer between PCIe interface and internal FIFO buffers.
altpll	PLL instance, provides clocking for PCIe core
fifo_inst (F2H_S0)	Stream endpoint FIFO buffer of 8kB size.
fifo_inst (F2H_S0_0)	Stream endpoint FIFO buffer of 4kB size.
fifo_inst (F2H_S0_1)	Stream endpoint FIFO buffer of 4kB size.
fifo_inst (F2H_C0)	Control endpoint FIFO buffer of 1kB size.
fifo_inst (H2F_C0)	Control endpoint FIFO buffer of 1kB size.

Table 11 pcie top module parameters

Parameter	Туре	Default	Description		
General parameters					
dev_family	string	Cyclone IV GX	Device family name		
g_SO_DATA_WIDTH	integer	32	Stream interface data width		
g_C0_DATA_WIDTH	integer	8	Control interface data width		
Stream (PC->FPGA)					
g H2F S0 0 RDUSEDW WIDTH	integer	9	Host to FPGA stream FIFO read used words size (29-1 = 256 words)		
g H2F S0 0 RWIDTH	integer	128	Host to FPGA stream FIFO read word size		
g H2F S0 1 RDUSEDW WIDTH	integer	11	Host to FPGA stream FIFO read used words size (2 <sup>11-1</sup> = 1024 words)		
g_H2F_S0_1_RWIDTH	integer	32	Host to FPGA stream FIFO read word size		

Parameter	Туре	Default	Description			
	Stream (FPGA->PC)					
g F2H S0 WRUSEDW WIDTH	integer	11	FPGA to host stream FIFO write used words size (2 <sup>11-1</sup> = 1028 words)			
			FPGA to host stream FIFO write word			
g_F2H_S0_WWIDTH	integer	64	size			
	Control	(PC->FPG	GA)			
g H2F C0 RDUSEDW WIDTH	integer	11	Host to FPGA control FIFO read used words size (2 <sup>11-1</sup> = 1024 words)			
g_H2F_C0_RWIDTH	integer	8	Host to FPGA control FIFO read word size			
	Control (FPGA->PC)					
g_F2H_C0_WRUSEDW_WIDTH	integer	11	FPGA to host control FIFO write used words size (2 <sup>11-1</sup> = 1024 words)			
g_F2H_C0_WWIDTH	integer	8	FPGA to host control FIFO write word size			

Table 12 pcie\_top module ports

able 12 pcie_top module ports					
Port	Туре	Width	Description		
inclk_125	in	1	Clock 125 MHz		
reset n	in	1	Reset active low		
_		PCIe interface			
pcie_perstn	in	1	Link reactivation		
pcie_refclk	in	1	Reference clock		
pcie_rx	in	4	PCIe Receive ports		
pcie_tx	out	4	PCIe Transmit ports		
pcie_bus_clk	out	1	PCIe bus user interface clock		
		EP01 buffer select			
H2F_S0_0_sel	in	1	0 - H2F_S0_0, 1 - H2F_S0_1		
		Stream endpoint FIFO 0 (Host->FPG	(A)		
H2F_S0_0_rdclk	in	1	Read clock		
H2F S0 0 aclrn	in	1	Asynchronous clear, active low		
H2F S0 0 rd	in	1	Read request		
H2F_S0_0_rdata	out	g_H2F_S0_0_RWIDTH	Read data		
H2F_S0_0_rempty	out	1	Read empty		
H2F_S0_0_rdusedw	out	g_H2F_S0_0_RDUSEDW_WIDTH	Red used words		
		Stream endpoint FIFO 1 (Host->FPC	GA)		
H2F_S0_1_rdclk	in	1	Read clock		
H2F_S0_1_aclrn	in	1	Asynchronous clear, active low		
H2F_S0_1_rd	in	1	Read request		
H2F_S0_1_rdata	out	g_H2F_S0_1_RWIDTH	Read data		
H2F_S0_1_rempty	out	1	Read empty		
H2F_S0_1_rdusedw	out	g_H2F_S0_1_RDUSEDW_WIDTH	Red used words		
Stream endpoint FIFO (FPGA->Host)					
F2H_S0_wclk	in	1	Write clock		
F2H_S0_aclrn	in	1	Asynchronous clear, active low		

Port	Туре	Width	Description	
F2H_S0_wr	in	1	Write request	
F2H_S0_wdata	in	g_F2H_S0_WWIDTH	Write data	
F2H_S0_wfull	out	1	Write full	
F2H_S0_wrusedw	out	g_F2H_S0_WRUSEDW_WIDTH	Write used words	
		Control endpoint FIFO (Host->FPG	A)	
H2F_C0_rdclk	in	1	Read clock	
H2F_C0_aclrn	in	1	Asynchronous clear, active low	
H2F_C0_rd	in	1	Read request	
H2F_C0_rdata	out	g_H2F_C0_RWIDTH	Read data	
H2F_C0_rempty	out	1	Read empty	
		Control endpoint FIFO (FPGA->Ho	st)	
F2H_C0_wclk	in	1.	Write clock	
F2H_C0_aclrn	in	1	Asynchronous clear, active low	
F2H_C0_wr	in	1	Write request	
F2H_C0_wdata	in	g_F2H_C0_WWIDTH	Write data	
F2H_C0_wfull	out	1	Write full	
Status				
user_read_32_open	out	1	Indicates when stream endpoint S0 is ready.	

# 3.5 LMS7002 Receive and transmit interface – rxtx\_top

Main function of rxtx\_top module is for receive and transmit IQ samples from/to LMS7002 chip and provide IQ sample synchronization. See **Figure 5** for block diagram and **Table 13** for instance description.




Figure 5 rxtx\_top block diagram

Table 13 Description of rxtx\_top instances

Instance	Description
tx_path_top	Transmit logic. See <b>3.5.2 Transmit interface</b> – <b>tx_path_top</b> .
wfm_player	Waveform player for LMS_DIQ1 interface
txiqmux	Mux for tx_path_top and wfm_player modules
rx_path_top	Receive logic. See <b>3.5.1 Receive interface</b> – <b>rx_path_top</b> .

Table 14 rxtx\_top parameters description

Parameter	Type	Default	Description	
		Cyclone		
DEV_FAMILY	string	IV GX	Device family	
		TX para	ameters	
TX_IQ_WIDTH	integer	12	TX IQ sample width	
TX_N_BUFF	integer	2	TX number of buffers, 2,4 valid values	
TX_IN_PCT_SIZE	integer	4096	TX packet size in bytes	
TX_IN_PCT_HDR_SIZE	integer	16	TX packet header size in bytes	
TX_IN_PCT_DATA_W	integer	128	128 TX packet read data width	
TX_IN_PCT_RDUSEDW_W	integer	11 TX packet read used words width		
TX_OUT_PCT_DATA_W	integer	64 TX output packet data width		
RX parameters			ameters	
RX_IQ_WIDTH	integer	12	RX IQ sample width	
RX_INVERT_INPUT_CLOCKS	string	ON Clock invert option on LMS_DIQ2 interface		
			RX sample buffer read used words width.	
RX_SMPL_BUFF_RDUSEDW_W	integer	11	Words=2 <sup>11-1</sup>	
			RX packet buffer read used words width.	
RX_PCT_BUFF_WRUSEDW_W	integer	11	Words=2 <sup>11-1</sup>	

Parameter	Туре	Default	Description	
WFM				
WFM_IN_PCT_DATA_W	integer	32	WFM in packet read data width	
WFM_IN_PCT_RDUSEDW_W	integer	11	WFM in packet read used words width. Words= 2 <sup>11-1</sup>	
	DD	R2 control	ler parameters	
WFM_CNTRL_RATE	integer	1	1 - full rate, 2 - half rate	
WFM_CNTRL_BUS_SIZE	integer	16	DDR2 memory data width	
WFM_ADDR_SIZE	integer	25	DDR2 memory address width	
WFM_LCL_BUS_SIZE	integer	64	DDR2 controller local data bus size	
WFM_LCL_BURST_LENGTH	integer	2	DDR2 controller local burst length	
	V	VFM playe	r parameters	
			WFM in FIFO buffer write used words width.	
WFM_WFM_INFIFO_SIZE	integer	11	Words= 2 <sup>11-1</sup>	
WFM_DATA_WIDTH	integer	32	WFM data width	
WFM_IQ_WIDTH	integer	12	WFM IQ sample width	

Table 15 rxtx\_top port description

Port Port	Туре	Width	Description		
Configuration memory ports					
from fpgacfg	in	t FROM FPGACFG;			
to tstcfg from rxtx	out	t_TO_TSTCFG_FROM_RXTX;	Configuration registers bus		
from tstcfg	in	t_FROM_TSTCFG;	Dus		
		TX path			
tx_clk	in	1	TO THE THE STATE OF THE STATE O		
tx_clk_reset_n	in	1	TX interface reset, active low		
tx pct loss flg	out	1	TX packet loss flag, 0 - No packet loss, 1 - Packet losst.		
tx txant en		1	TX transmit flag. 0 - No transmission, 1 - TX is		
tx_txant_en	out	TX interface data	transmitting sames		
tx DIQ	out	TX_IQ_WIDTH	TX samples		
tx fsync	out	1	<u> </u>		
TX FIFO read ports					
tx_in_pct_reset_n_req	out	1	1040001, 0.011101011		
tx_in_pct_rdreq	out	1			
tx_in_pct_data	in	TX_IN_PCT_DATA_W	TX packet buffer read data		
tx_in_pct_rdempty	in	1	5.1.1 <sub>2</sub> 3 <i>y</i>		
tx_in_pct_rdusedw	in	TX_IN_PCT_RDUSEDW_W	TX packet buffer read used words		
		WFM Player			
wfm_pll_ref_clk	in	1	Reference clock for DDR2 controller		

Port	Туре	Width	Description	
			Reset for DDR2	
wfm_pll_ref_clk_reset_n	in	1	control on one of the control of the	
			DDR2 controller local	
wfm_phy_clk	out	1	interface clock output	
	,	WFM FIFO read ports		
			WFM packet buffer reset	
wfm_in_pct_reset_n_req	out	1	request, element	
fm in not name	out.	1	WFM packet buffer read	
wfm_in_pct_rdreq	out	1	request WFM packet buffer read	
wfm in pct data	in	WFM_IN_PCT_DATA_W	data	
wim_iii_pee_daea		WINDING OF BATA_W	WFM packet buffer read	
wfm in pct rdempty	in	1	empty	
			WFM packet buffer read	
wfm in pct rdusedw	in	WFM_IN_PCT_RDUSEDW_W	used words	
	DDR	2 external memory signals		
wfm mem odt	out	1		
wfm mem cs n	out	1		
wfm mem cke	out	1		
wfm mem addr		13		
	out			
wfm_mem_ba	out	3		
wfm_mem_ras_n	out	1		
wfm_mem_cas_n	out	1		
wfm_mem_we_n	out	1	External memory	
wfm_mem_dm	out	2	<u>interface</u>	
wfm_mem_clk	inout	1		
wfm_mem_clk_n	inout	1		
		10		
wfm_mem_dq	inout	16		
wfm mem dqs	inout	2		
wim_mem_uqs	inout			
ry alk	in	RX path	DV interface class	
rx_clk	ın	1	RX interface clock RX interface reset,	
rx clk reset n	in	1	active low	
TA_CTK_TCSCC_II		Rx interface data	active low	
ry DIO	in		BY IO comples	
rx_DIQ	7	RX_IQ_WIDTH	RX IQ samples	
rx_fsync	in	1	RX IQ sync signal	
		Packet fifo ports	DV madest by # a made	
ry not fife solution	C: :+	4	RX packet buffer reset	
rx_pct_fifo_aclrn_req	out	1	request, active low	
rx pct fifo wusedw	in	RX_PCT_BUFF_WRUSEDW_W	RX packet buffer write used words	
	""	TOTAL STANDSEDW_W	RX packet buffer write	
rx pct fifo wrreq	out	1	request	
			RX packet buffer write	
rx_pct_fifo_wdata	out	64	data	
		Sample compare		
53				

Port	Туре	Width	Description
			RX interface sample
			compare. 0 - disabled,
rx_smpl_cmp_start	in	1	1-enabled
			RX interface number of
rx_smpl_cmp_length	in	16	samples to compare.
			RX outterface sample
			compare done. 0 - not
rx_smpl_cmp_done	out	1	done, 1-done
			RX outterface sample
			compare status. 0 - no
rx_smpl_cmp_err	out	1	error, 1 - error

### 3.5.1 Receive interface – rx\_path\_top

Once rx\_path\_top **Figure 6** is enabled diq2fifo and data2packets modules starts continuously packing IQ samples into 4kB packets. For packet structure see <u>Stream protocol</u> document.

Packets are written to 16kB F2H\_S0 FIFO buffer to maintain continuous data flow in short periods when PCIe host cannot accept data. If PCIe host halts data transfer for longer time period and two packets are buffered into 8kB buffer, FIFO full condition arises and other packets are dropped. When host starts to receive data after FIFO full condition, host should expect to receive those two buffered packets.

Module rx\_path\_top provides two 64bit sample counters. One is for TX logic – tx\_path\_top. TX logic uses this counter to synchronize transmitted LMS\_DQ1 samples with received LMS\_DIQ2 samples. Other is used for LMS\_DI2 samples packing into 4kB packets.

When rx\_path\_top is enabled diq2fifo module starts to collect IQ samples from LMS\_DIQ2 bus, collected samples are written to FIFO buffer and each write enables smpl\_cnt:inst4 module to increase its counter value. This means that counter value increases in same continuous rate as IQ sample rate.

Module smpl\_cnt:inst3 is used for LMS\_DIQ2 samples packing into 4kB packets. Module data2packets reads IQ samples in bursts from FIFO buffer, each read enables smpl\_cnt:inst3 module to increase its counter value. One read burst fills one 4kB packet and there are some idle cycles between bursts.




Figure 6 rx\_path\_top block diagram

Table 16 rx\_path\_top inctance description

Instance	Description
diq2fifo	Captures IQ samples and writes to FIFO buffer.
fifo_inst	FIFO buffer for storing samples.
data2packets	Module for packing IQ samples to 4kB packets.
smpl_cnt:inst3	Sample counter for tx_path_top.
smpl_cnt:inst4	Sample counter for data2packets module.

#### 3.5.2 Transmit interface – tx path top

Transmit module tx\_path\_top reads IQ samples from H2F\_S0\_0 FIFO buffer packed in 4kB packets. Packet header (see <u>Stream protocol</u> document) contains sample number (or so-called time stamp) at which packet should be transmitted.

By using sample numbers from rx\_path\_top and received sample numbers in packet header transmitted IO samples can be synchronized with received IO samples.

Module p2d\_wr\_fsm separates packet header and payload. Packet payload is written into one of two 4kB FIFO buffers located in packets2data module and packet header is stored in p2d\_rd module. This module can work in two modes:

• Synchronization enabled - module compares received sample number from packet header and sample number from rx\_path\_top. When sample number from received packet is equal to sample number of rx\_path\_top module (this means that it is time to send TX packet), read process begins and IQ samples are transmitted to LMS\_DIQ1 interface. When sample number from received packet is greater than sample number of rx\_path\_top module (this means that received packet should be sent after some time) p2d\_rd waits until those sample number will be equal. When sample number from received packet is less than sample number of rx\_path\_top module (this means that packet arrived too late) corresponding FIFO buffer is cleared.

• **Synchronization disabled** – module does not compare sample numbers and every received packet is transmitted to LMS\_DIQ1 interface.

Block diagram can be found in **Figure 7** and instance description in **Table 17**.




Figure 7 tx\_path\_top block diagram

Table 17 tx path top instance description

Instance	Description				
packets2data_top	Wrapper file				
packets2data	Wrapper file				
p2d_wr_fsm	Module reads packets from EP01_0 buffer and places to one of the 4kB FIFO buffers in increasing order and stores corresponding sample number from packet header.				
p2d_rd	Module checks one of the FIFO buffers if it is filled with samples in increasing order. When buffer is ready depending on received sample number from packet header and sample number from rx_path_top module buffer can be cleared or IQ sample reading begins.				
fifo_inst	FIFO buffer				
fifo2diq	Module reads samples from FIFO buffer and writes to LMS_DIQ1 interface.				
sync_fifo_rw	Dual clock FIFO buffer for clock domain crossing.				
bit_unpack_64	Depending on mode selection samples are unpacked (see <u>Stream protocol</u> document).				

### 3.5.3 Waveform player – wfm\_player\_top

Waveform player – wfm\_player\_top can be used to load waveform from H2F\_S0\_0 endpoint to external DDR2 memory and played back to LMS\_DIQ1 interface. Samples can be loaded using 4kB packets (see <a href="Stream protocol">Stream protocol</a> document). External memory can store 128MB of data. Block diagram can be found in **Figure 8**.

When loading waveform for LMS\_DIQ1 channels (MIMO mode) waveforms should be same length.




Figure 8 wfm\_player\_top block diagram

Table 18 wfm player top instance description

Instance	Description
wfm_player	Waveform player instance, reads IQ packets from H2F_S0_1 FIFO buffer and writes to DDR2_ctrl module.
DDR2_ctrl	External DDR2 memory controller.
decompress	Decompress IQ samples.
rd_tx_fifo	Reads decompressed samples and writes to LMS_DIQ1 interface.

## 3.6 General periphery – general\_periph\_top

General periphery - general\_periph\_top module is responsible for controlling on board periphery such as LED, GPIO and Fan, default functions can be found in **Table 19**. Also default function can be overridden by internal registers see chapter **3.3 Softcore processor** – **nios\_cpu**.

Table 19 Default functions of LEDS, GPIO and fan

Schematic name	Board label	Туре	Description
FPGA LED1	FPGA LED1	Clock status	Blinking indicates presence of TCXO clock. Colour indicates status of FPGA PLLs that are used for LMS digital interface clocking: Green – both PLLs are locked; Red/Green – at least one PLL is not locked.
FPGA LED2	FPGA LED2	TCXO control mode	No light – TCXO is controlled from DAC Red – TCXO is controlled from phase detector and is not locked to external reference clock Green – TCXO is controlled from phase detector and is locked to external reference clock
FPGA LED3	FPGA_LED3	RXPLL status	Indicates RXPLL lock status. 0 – no lock, 1 - locked
FPGA LED4	FPGA_LED4	TXPLL status	Indicates TXPLL lock status. 0 – no lock, 1 - locked
FPGA LED5	FPGA_LED5		-
FPGA LED6	FPGA_LED6	-	-
FPGA_GPIO0			Indicates when TX is transmitting IQ samples. 0 – not transmitting, 1 – transmitting.
FPGA_GPIO1			Indicates RXPLL lock status. 0 – no lock, 1 - locked
FPGA_GPIO2			Indicates TXPLL lock status. 0 – no lock, 1 - locked
FPGA_GPIO3	FPGA_GPIO		Indicates TX packet loss, 0 – no loss, 1 – packet lost.

Schematic name	Board label	Туре	Description
FPGA_GPIO4-15			-
			Fan control pin. Connected to LM75_OS
FAN_CTRL	FAN		temperature sensor pin.

Block diagram can be found in **Figure 9**, instances are described in **Table 20**. See **Table 21** and **Table 22** for module parameters and port description.




Figure 9 Module general\_periph\_top block diagram

**Table 20 Module instance description** 

Instance	Description	
alive	Basic counter to implement blinking on led1.	
FPGA_LED1_cntrl	Led1 control module, for showing clock status	
FPGA_LED2_cntrl	Led2 control module, for showing TCXO control mode	
onboard_led	Led3-6 control module.	
gpio_ctrl	GPIO control instance	

Table 21 Module general\_periph\_top parameters

Parameter	Туре	Default	Description
		CYCLONE IV	
DEV_FAMILY	string	GX	FPGA device family name
N_GPIO	integer	16	Number of GPIO used


Table 22 Module general\_periph\_top input and output port description

Table 22 Module general_	_periph_top input and output port description			
Port	Туре	Width	Description	
clk	in	1	Free running clock	
reset_n	in	1	Asynchronous, active low reset	
		Configura	ation bus	
from_fpgacfg	in	-	Innut/output porto from /to CDI configuration	
to_periphcfg	out	-	Input/output ports from/to SPI configuration registers	
from_periphcfg	in	-	Togistore	
	LED	1(Clock and E	PLL lock status)	
led1_pll1_locked	in	1	Lock status from PLL1	
led1_pll2_locked	in	1	Lock status from PLL2	
led1_ctrl	in	3	<pre>led1_ctrl[0]-manual LED control enable;led1_ctrl[1]-red LED enable in manual mode;led1_ctrl[2]-green LED enable in manual mode;</pre>	
led1_g	out	1	Output to dual color LED1 pin	
led1_r	out	1	Output to dual color LED1 pin	
		LED2 (TCXO cor		
led2_clk	in	1	Clock from SPI master connected to DAC and ADF	
led2_adf_muxout	in	1	Multiplexer output from ADF4002	
led2_dac_ss	in	1 DAC slave select		
led2_adf_ss	in	1	ADF slave select	
led2_ctrl	in	led2_ctrl[0]-manual LED control enable;led2_ctrl[1]-red LED enable in manual mode;led2_ctrl[2]-green LED enable in manual mode;		
led2_g	out	1	Output to dual color LED2 pin	
led2_r	out	1	Output to dual color LED2 pin	
		LED	3-6	
led3_in	in	1	Input for controlling FPGA_LED3	
led4_in	in	1	Input for controlling FPGA_LED4	
led5_in	in	1	Input for controlling FPGA_LED5	
led6_in	in	1	Input for controlling FPGA_LED6	
led3_out	out	1	Output to FPGA_LED3 pin	
led4_out	out	1	Output to FPGA_LED4 pin	
led5_out	out	1	Output to FPGA_LED5 pin	
led6_out	out	t 1 Output to FPGA_LED6 pin		
GPIO				
gpio_dir	in	N_GPIO	GPIO direction control, 0 – input, 1 – output	
gpio_out_val	in	N_GPIO	GPIO output value when direction is set to output	

Port	Туре	Width	Description	
gpio_rd_val	out	N_GPIO	GPIO input value vhen direction is set to input	
gpio	inout N_GPIO		Connect to GPIO pins	
Fan control				
fan_sens_in	in	in 1 From temperature sensor		
fan_ctrl_out	out	1	To Fan control output	

## 3.7 PLL module – pll\_top

PLL module – pll\_top (**Figure 10**) provides required clock sources for LM7002 RX and TX digital interfaces. Inside this module there are two dynamically reconfigurable PLL instances **Figure 11**. Clock frequency and phase relationship can be changed while FPGA is in user mode. Instance description can be found in **Table 23**.






Figure 11 tx\_pll\_top/rx\_pll\_top modules

Table 23. pll\_top module instance description

Instance	Description
pllcfg_top	PLL configuration control module
tx_pll_top	PLL dedicated for TX interface
rx_pll_top	PLL dedicated for RX interface

Table 24. pll\_top module parameters

Parameter	Type	Default	Description
N_PLL	integer	2	
	TX PLL p	parameters	
TXPLL_BANDWIDTH_TYPE	string	"AUTO"	PLL bandwidth setting
			PLL c0 output division
TXPLL_CLKO_DIVIDE_BY	natural	1	factor
TXPLL_CLK0_DUTY_CYCLE	natural	50	PLL c0 output duty cycle
TXPLL_CLK0_MULTIPLY_BY	natural	1	PLL c0 multiplication factor
			PLL c0 phase shift setting
TXPLL_CLK0_PHASE_SHIFT	string	"0"	in degrees
			PLL c1 output division
TXPLL_CLK1_DIVIDE_BY	natural	1	factor
TXPLL_CLK1_DUTY_CYCLE	natural	50	PLL c1 output duty cycle
TXPLL_CLK1_MULTIPLY_BY	natural	1	PLL c1 multiplication factor
			PLL c0 phase shift setting
TXPLL_CLK1_PHASE_SHIFT	string	"0"	in degrees
			Specifies for which PLL
			output delay compensation
TXPLL_COMPENSATE_CLOCK	string	"CLK1"	is done
			TX PLL input frequency
TXPLL_INCLK0_INPUT_FREQUENCY	natural	6250	period in ps
TXPLL_INTENDED_DEVICE_FAMILY	string	"Cyclone IV E"	FPGA device family
		"SOURCE_	PLL compensation mode
TXPLL_OPERATION_MODE	string	SYNCHRONOUS"	setting
			PLL memory initialization
TXPLL_SCAN_CHAIN_MIF_FILE	string	"ip/txpll/pll.mif"	file location
			Number of logic cells in c0
			TX PLL output when PLL is
TXPLL_DRCT_C0_NDLY	integer	1	bypassed

Parameter	Type	Default	Description
			Number of logic cells in TX
			PLL c1 output when PLL is
TXPLL_DRCT_C1_NDLY	integer	2	bypassed
	RX PLL p	parameters	
RXPLL_BANDWIDTH_TYPE	string	"AUTO"	PLL bandwidth setting
			PLL c0 output division
RXPLL_CLK0_DIVIDE_BY	natural	1	factor
RXPLL_CLK0_DUTY_CYCLE	natural	50	PLL c0 output duty cycle
RXPLL_CLK0_MULTIPLY_BY	natural	1	PLL c0 multiplication factor
			PLL c0 phase shift setting
RXPLL_CLKO_PHASE_SHIFT	string	"0"	in degrees
			PLL c1 output division
RXPLL_CLK1_DIVIDE_BY	natural	1	factor
RXPLL_CLK1_DUTY_CYCLE	natural	50	PLL c1 output duty cycle
RXPLL_CLK1_MULTIPLY_BY	natural	1	PLL c1 multiplication factor
			PLL c0 phase shift setting
RXPLL_CLK1_PHASE_SHIFT	string	"0"	in degrees
			Specifies for which PLL
			output delay compensation
RXPLL_COMPENSATE_CLOCK	string	"CLK1"	is done
			RX PLL input frequency
RXPLL_INCLK0_INPUT_FREQUENCY	natural	6250	period in ps
RXPLL_INTENDED_DEVICE_FAMILY	string	"Cyclone IV E"	FPGA device family
		"SOURCE_	PLL compensation mode
RXPLL_OPERATION_MODE	string	SYNCHRONOUS"	setting
			PLL memory initialization
RXPLL_SCAN_CHAIN_MIF_FILE	string	"ip/pll/pll.mif"	file location
			Number of logic cells in RX
			PLL c0 output when PLL is
RXPLL_DRCT_CO_NDLY	integer	1	bypassed
			Number of logic cells in RX
			PLL c1 output when PLL is
RXPLL_DRCT_C1_NDLY	integer	2	bypassed

Table 25 pll\_top port description

Port					
TX PLL ports					
txpll inclk	in	1	PLL input clock from LMS_MCLK1 pin		
txpll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.		
txpll_logic_reset_n	in	1	PLL logic active low reset.		
txpll_c0	out	1	TX PLL c0 output clock		
txpll_c1	out	1	TX PLL c1 output clock (phase shifted version of c0)		
txpll locked	out	TX PLL lock status. Outputs high level vhen PLL is locked			
txpll smpl cmp en	out	1	Sample compare enable. Used in auto phase searching mode.		
txpll_smpl_cmp_done	in	1	Sample compare done indication. Used in auto phase searching mode.		
txpll smpl cmp error	in	1	Sample compare error status. Used in auto phase searching mode.		

Port	Type	Width	Description
			Number of samples to be checked. Used in auto
txpll_smpl_cmp_cnt	out	16	phase searching mode
		R	X PLL ports
rxpll_inclk	in	1	PLL input clock from LMS_MCLK2 pin
rxpll_reconfig_clk	in	1	Free running clock, used for PLL reconfiguration.
rxpll_logic_reset_n	in	1	PLL logic active low reset.
rxpll_c0	out	1	RX PLL c0 output clock
rxpll_c1	out	1	RX PLL c1 output clock (phase shifted version of c0)
			RX PLL lock status. Outputs high level vhen PLL is
rxpll_locked	out	1	locked
			Sample compare enable. Used in auto phase
rxpll_smpl_cmp_en	out	1	searching mode.
			Sample compare done indication. Used in auto phase
rxpll_smpl_cmp_done	in	1	searching mode.
			Sample compare error status. Used in auto phase
rxpll_smpl_cmp_error	in	1	searching mode.
			Number of samples to be checked. Used in auto
rxpll_smpl_cmp_cnt	out	16	phase searching mode
			pllcfg ports
pllcfg_in	in	1	
pllcfg_out	out	1	Configuration register bus

# 3.8 Board test module - tst\_top

Board test module – tst\_top **Figure 12** is used to test clock inputs and DDR2 memory. Separate tests can be enabled and results can be read from internal registers see **3.3.3 Registers of tstcfg module**. Module port description can be found in **Table 26**.




Figure 12 tst\_top block diagram

Table 26 tst\_top module port description

	Table 26 tst_top module port description								
Port	Туре	Width	Description						
FX3_clk	in	1	100MHz reference clock						
reset_n	in	1	Reset, active low						
Clock inputs									
Si5351C_clk_0	in	1							
Si5351C_clk_1	in	1							
Si5351C_clk_2	in	1	Clock inputs form slock						
Si5351C_clk_3	in	1	Clock inputs form clock generator Si5351C						
Si5351C_clk_5	in	1	generator 515551C						
Si5351C_clk_6	in	1							
Si5351C_clk_7	in	1							
LMK_CLK	in	1	Clock buffer						
ADF_MUXOUT	in	1	Phase detector mux output						
	DDR2	external memory signa	als						
mem_pllref_clk	in	1							
mem_odt	out	1							
mem_cs_n	out	1							
mem_cke	out	1							
mem_addr	out	13							
mem_ba	out	3							
mem_ras_n	out	1	External memory interface						
mem_cas_n	out	1	External memory interrace						
mem_we_n	out	1							
mem_dm	out	2							
mem_clk	inout	1							
mem_clk_n	inout	1							
mem_dq	inout	16							
mem_dqs	inout	2							
	То	configuration memory							
to_tstcfg	out	t_TO_TSTCFG							
from_tstcfg	in	t_FROM_TSTCFG	Configuration bus						

## 4 Examples

0030

In this chapter various examples can be found on how to use gateware.

## 4.1 Accessing FPGA registers

Internal FPGA registers can be accessed using PCIe host via pipe-like device files. For Linux host they are named /dev/xillybus\_read\_8 and /dev/xillybus\_write\_8. For windows host they are named \\.\xillybus\_read\_8 and \\.\xillybus\_write\_8. See <a href="http://xillybus.com/doc">http://xillybus.com/doc</a> for documentation. See LMS64C\_protocol document for protocol structure and description of commands used in examples. See chapter 3.3 Softcore processor – nios\_cpu for internal FPGA register description.

**Read** – 64byte packet containing request command "CMD\_BRDSPI16\_RD" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Read example reads 0x0000 address Board\_ID register value, which is 0x000F for LimeSDR-PCIe board.

Request – host writes 64B to /dev/xillybus\_write\_8 or \\.\xillybus\_write\_8:

```
Address
  0000
       0010
       0020
       0030
Response –host reads 64B from /dev/xillybus_read_8 or \\.\xillybus_read_8:
  Address
       56 01 01 00 00 00 00 00 00 00 0E 00 00 00 00
  0000
  0010
       0020
```

Write – 64byte packet containing request command "CMD\_BRDSPI16\_WR" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Write example writes 0x1234 value to 0x00DF address. This register is currently reserved and has no dedicated function.

Request – host writes 64B to /dev/xillybus\_write\_8 or \\.\xillybus\_write\_8:

```
Address
       55 00 01 00 00 00 00 00 DF 12 34 00 00 00 00
  0000
  0010
       0020
       0030
Response – host reads 64B from /dev/xillybus_read_8 or \\.\xillybus_read_8:
  Address
  0000
       0010
       0020
```

### 4.2 Accessing LMS7002M registers

Configuration memory which is inside LMS7002M can be accessed using PCIe host via pipe-like device files. For Linux host they are named /dev/xillybus\_read\_8 and /dev/xillybus\_write\_8. For windows host they are named \\.\xillybus\_read\_8 and \\.\xillybus\_write\_8. See <a href="http://xillybus.com/doc">http://xillybus.com/doc</a> for documentation. See LMS64C\_protocol document for protocol structure and description of commands used in examples. Registers map of LMS7002M can be found in LMS7002M – Multi-Band, Multi-Standard MIMO, Programming and Calibration Guide.

**Read** – 64byte packet containing request command "CMD\_LMS7002\_RD" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Read example reads 0x0020 address register value, which is 0xFFFF by default.

```
Request – host writes 64B to /dev/xillybus_write_8 or \\.\xillybus_write_8:
```

1		J	1111 3 111 11 11 11
Address			
0000	22 00 01 00 00	00 00 00 00 20	0 00 00 00 00 00 00
0010	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00
0020	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00
0030	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00
Response – host re	eads 64B from /dev/	/xillybus_read_	_8 or \\.\xillybus_read_8:
Address			
0000	22 01 01 00 00	00 00 00 00 00	FF FF 00 00 00 00
0010	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00
0020	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00
0030	00 00 00 00 00	00 00 00 00 00	0 00 00 00 00 00 00

Write – 64byte packet containing request command "CMD\_LMS7002\_WR" has to be sent from host to FPGA and 64 bytes response packet has to be read from FPGA to host. Write example writes 0xE4E4 value to 0x0024 address.

```
Request – host writes 64B to /dev/xillybus_write_8 or \\.\xillybus_write_8: :
```

Address	
0000	21 00 01 00 00 00 00 00 00 24 E4 E4 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00
Response - host read	ls 64B from /dev/xillybus_read_8 or \\.\xillybus_read_8:
Address	
0000	21 01 01 00 00 00 00 00 00 00 00 00 00 00
0010	00 00 00 00 00 00 00 00 00 00 00 00 00
0020	00 00 00 00 00 00 00 00 00 00 00 00 00
0030	00 00 00 00 00 00 00 00 00 00 00 00 00

## 4.3 Periphery control

**LED control** - modify FPGA register as showed in **Table 27** to turn on and change colour of FPGA\_LED2.

Table 27 FPGA\_LED2 control example

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	001A	0010	Override FPGA_LED2 control
2	WR	001A	0030	Turn on FPGA_LED2_R (red is on, green - off)
3	WR	001A	0050	Turn on FPGA_LED2_G (green is on, red - off)

## 4.4 Configuring FPGA PLL module

To configure PLLs of pll\_top module LMS7002M chip has to be already configured and valid clock sources provided to LMS\_MCLK1 (connected to txpll\_top module) and LMS\_MCLK2 (connected to rxpll\_top module) pins. For LMS7002M chip configuration see chapter 4.2 Accessing LMS7002M registers.

Configuration of pll\_top module can be done by accessing FPGA registers see chapter **4.1 Accessing FPGA registers**. For register description see chapter **3.3 Softcore processor** – **nios\_cpu**.

PLL output frequency Fout can be calculated using following equation:

$$F_{ref} = \frac{F_{in}}{N} \qquad (1); \qquad F_{VCO} = F_{ref} * M \qquad (2); \qquad F_{out} = \frac{F_{VCO}}{C} \qquad (3);$$

where  $F_{ref}$  - PLL reference frequency,  $F_{VCO}$  - VCO frequency,  $F_{OUT}$  - Output frequency. See Cyclone IV datasheet for allowed frequency ranges.

## 4.4.1 RX PLL module - rxpll\_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS\_MCLK2 pin and LMS\_DIQ2 interface outputs constant IQ values (I=0xAAA, Q=0x555). See **Table 28** for configuration sequence.

Table 28 rxpll\_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	0005	0000	Turn off direct clocking
2	WR	0025	01F0	Set PLL parameters
	VVIX	0023	8000	Set PLL index to 1 and rest bits to zero

N	CMD	Address (HEX)	Value (HEX)	Description
		0023	0008	Set PLL index to 1 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		002A	0201	N, count value = $0x02 + 0x01 = 0x03 (3 DEC)$
		002B	6261	M count value = 0x62 + 0x61 = 0xC3 (195 DEC)
		002E	2120	C0 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
3	WR	002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0009	Trigger reconfiguration for PLL index 1.
		0023	6308	Release PLL reconfiguration bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto
4	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	630a	Trigger auto phase shift for PLL index 1, cnt index 3, phase shift - up, phase shift mode - auto
5	RD	0021	-	Read PLL configuration status register and wait for configuration done (0x0005)
6	WR	0023	6308	Release PLL phase shift bit, set PLL index - 1, cnt index - 3, phase shift - up, phase shift mode - auto

## 4.4.2 TX PLL module - txpll\_top configuration (auto phase shift mode)

This example assumes that LMS7002M chip is already configured, outputs 20MHz clock on LMS\_MCLK1-2 pins, LimeLight digital loopback is enabled and FPGA rxpll\_top module is already configured. See **Table 29** for configuration sequence.

Table 29 txpll\_top configuration sequence in auto phase shift mode

N	CMD	Address (HEX)	Value (HEX)	Description Description
1	WR	000A	0200	Enable TX test pattern
2	WR	0005	0000	Turn off direct clocking
3	WR	0025	01F0	Set PLL parameters
3	VVIX	0023	0000	Set PLL index to 0 and rest bits to zero
		0023	0000	Set PLL index to 0 and rest bits to zero
		0026	000A	N, M division bypass and odd division values. N, M division is not bypassed, odd division values enabled
		0002A	0201	N, count value = 0x02 + 0x01 = 0x03 (3 DEC)
		002B	6261	M count value = $0x62 + 0x61 = 0xC3$ (195 DEC)
		002E	2120	C0 count value = $0x21 + 0x20 = 0x41$ (65 DEC)
4	WR	002F	2120	C1 count value = 0x21 + 0x20 = 0x41 (65 DEC)
		0027	555a	Counter C0-C7 bypass and odd division control bits. C0 and C1 not bypassed, others bypassed. C0 and C1 odd division values enabled, others not enabled.
		0028	5555	Counter C7-C15 bypass and odd division control bits. All counters are bypassed.
		0023	0001	Trigger reconfiguration for PLL index 0.
		0023	6300	Release PLL reconfiguration bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto
5	WR	0024	0207	Phase shift value = 0x0207 (519 DEC), represents 360 degrees (range in which auto phase shift is executed)
		0023	6302	Trigger auto phase shift for PLL index 0, cnt index 3, phase shift - up, phase shift mode - auto
6	RD	0021	-7	Read PLL configuration status register and wait for configuration done (0x0005)
7	WR	0023	6300	Release PLL phase shift bit, set PLL index - 0, cnt index - 3, phase shift - up, phase shift mode - auto

# 4.5 Controlling TX and RX data stream

Data stream can be enabled when LMS7002M chip and FPGA PLL modules are configured. See chapters **4.2 Accessing LMS7002M registers** and **4.4 Configuring FPGA PLL module.** 

To enable TX and RX data stream – follow FPGA register write sequence described in Table 30.

Table 30 enabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream
2	WR	0009	0000	Clear packet loss and reset timestamp bits.
3	WR	0009	0003	Clear packet loss flag and reset timestamp.
4	WR	0009	0000	Clear packet loss and reset timestamp bits.
5				Reset xillybus_write_32 and xillybus_read_32 streams
6	WR	0008	102	Set sample width -12, mode - TRXIQ, DDR - enabled, TRXIQ_PULSE mode - disabled, packet synchronization - enabled
7	WR	0007	0001	Set active channels - 1
8	WR	000A	0001	Start stream

To disable TX and RX data stream – follow FPGA register write sequence described in Table 31.

Table 31 disabling TX and RX data stream

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000A	0000	Stop data stream

# 4.6 Using WFM player

WFM player requires that LMS7002M has to be configured. See **Table 32** for data loading sequence.

**Table 32 WFM data loading** 

N	CMD	Address (HEX)	Value (HEX)	Description
1	WR	000C	0003	Enable both channels
2	WR	000E	0002	Set sample width to 16bit mode
4	WR	000D	0006	Enable WFM loading
5				Load WFM data to xillybus_write_32
6	WR	000D	0002	Disable WFM loading, start playing file