



# **AOD417**

# P-Channel Enhancement Mode Field Effect Transistor

## **General Description**

The AOD417 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and low gate resistance. With the excellent thermal resistance of the DPAK package, this device is well suited for high current load applications.

- -RoHS Compliant
- -Halogen Free\*

## **Features**


 $V_{DS}(V) = -30V$ 


 $I_D = -25A$   $(V_{GS} = -10V)$ 

 $R_{DS(ON)}$  < 34m $\Omega$  ( $V_{GS}$  = -10V)

 $R_{DS(ON)} < 55 \text{m}\Omega \text{ (V}_{GS} = -4.5 \text{V)}$ 

100% UIS Tested! 100% Rg Tested!





Absolute Maximum Ratings T <sub>A</sub>	<sub>A</sub> =25℃ unless otherwise noted
---	--

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		$V_{DS}$	-30	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>A</sub> =25℃ <sup>G</sup>		-25		
Current B,G	T <sub>A</sub> =100℃	I <sub>D</sub>	-20	А	
Pulsed Drain Current <sup>C</sup>		I <sub>DM</sub>	-60		
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	-14	А	
Repetitive avalanche energy L=0.3mH <sup>C</sup>		E <sub>AR</sub>	30	mJ	
	T <sub>C</sub> =25℃	P <sub>D</sub>	50	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	T D	25	] vv	
	T <sub>A</sub> =25℃	Ь	2.5	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70℃	P <sub>DSM</sub>	1.6	]	
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 to 175	C	

Thermal Characteristics						
Parameter		Symbol	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	16.7	25	℃/W	
Maximum Junction-to-Ambient A	Steady-State	IN <sub>θ</sub> JA	40	50	℃/W	
Maximum Junction-to-Case D	Steady-State	$R_{\theta JC}$	2.5	3	℃/W	

#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V	
	I <sub>DSS</sub> Zero Gate Voltage Drain Current	$V_{DS}$ =-24V, $V_{GS}$ =0V			-1		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	T <sub>J</sub> =55℃			-5	μΑ	
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=-250\mu A$	-1	-1.9	-3	V	
$I_{D(ON)}$	On state drain current	$V_{GS}$ =-10V, $V_{DS}$ =-5V	-60			Α	
		$V_{GS}$ =-10V, $I_D$ =-20A		27	34		
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	T <sub>J</sub> =125℃		36		mΩ	
		$V_{GS}$ =-4.5V, $I_D$ =-7A		40	55	mΩ	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =-5V, I <sub>D</sub> =-20A		18		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =-1A,V <sub>GS</sub> =0V		-0.75	-1	V	
Is	Maximum Body-Diode Continuous Cur	rrent			-6	Α	
DYNAMIC	PARAMETERS						
C <sub>iss</sub>	Input Capacitance			920		pF	
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =-15V, f=1MHz		140		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	1		90		pF	
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz		6	9	Ω	
SWITCHI	NG PARAMETERS						
Q <sub>g</sub> (10V)	Total Gate Charge (10V)			16.2		nC	
Q <sub>g</sub> (4.5V)	Total Gate Charge (4.5V)	V <sub>GS</sub> =-10V, V <sub>DS</sub> =-15V, I <sub>D</sub> =-20A		8.2		nC	
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> -10V, V <sub>DS</sub> -13V, I <sub>D</sub> -20A		2.9		nC	
$Q_{gd}$	Gate Drain Charge	1		3.6		nC	
t <sub>D(on)</sub>	Turn-On DelayTime			8		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =-10V, $V_{DS}$ =-15V, $R_L$ =0.75 $\Omega$ ,		30		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}$ =0.75 $\Omega$		22		ns	
t <sub>f</sub>	Turn-Off Fall Time	7		26		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-20A, dI/dt=100A/μs		23		ns	
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-20A, dI/dt=100A/μs		14		nC	
A. The value	The value of R . IA is measured with the device mounted on 1 in 2 FR-4 hoard with 207 Copper in a still air environment with						

A: The value of R <sub>0</sub>JA is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with

- C: Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175°C.
- D. The R  $_{\theta JA}$  is the sum of the thermal impedence from junction to case R  $_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300  $\mu s$  pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}$ =175°C.
- G. The maximum current rating is limited by bond-wires.
- H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}\text{C}$ . The SOA curve provides a single pulse rating.
- \*This device is guaranteed green after data code 8X11 (Sep  $1^{\rm ST}$  2008).

Rev1: Sep. 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

 $T_A$  =25°C. The Power dissipation P DSM is based on R  $_{8JA}$  (<10s) and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be u sed if the PCB allows it.

B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =175 $\tilde{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage





Figure 6: Body-Diode Characteristics

#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)







Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)


# Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

