

# µA78L00 Series Positive-Voltage Regulators

Check for Samples: µA78L00


#### **FEATURES**

- 3-Terminal Regulators
- Output Current up to 100 mA
- No External Components
- Internal Thermal-Overload Protection
- Internal Short-Circuit Current Limiting


#### DESCRIPTION

This series of fixed-voltage integrated-circuit voltage regulators is designed for a wide range of applications. These applications include on-card regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power-pass elements to make high-current voltage regulators. One of these regulators can deliver up to 100 mA of output current. The internal limiting and thermal-shutdown features of these regulators essentially make them immune to overload. When used as a replacement for a Zener diode-resistor combination, an effective improvement in output impedance can be obtained, together with lower bias current.


The  $\mu$ A78L00C and  $\mu$ A78L00AC series devices are characterized for operation over the virtual junction temperature range of 0°C to 125°C. The  $\mu$ A78L05AI device is characterized for operation over the virtual junction temperature range of -40°C to 125°C.



NC - No internal connection



LP PACKAGE





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# Schematic INPUT 20 kΩ OUTPUT 1 kΩ to 14 kΩ COMMON

NOTE: Resistor values shown are nominal.



## Absolute Maximum Ratings(1)

over virtual junction temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V	Innut voltogo	μΑ78L02AC, μΑ78L05C–μΑ78L09C, μΑ78L10AC		30	V
VI	Input voltage	μΑ78L12C, μΑ78L12AC, μΑ78L15C, μΑ78L15AC		35	V
TJ	Virtual junction temperature			150	°C
T <sub>stq</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### Package Thermal Data<sup>(1)</sup>

PACKAGE	BOARD	θ <sub>JC</sub>	$\theta_{JA}$
SOIC (D)	High K, JESD 51-7	39°C/W	97°C/W
TO-92/TO-226AA (LP)	High K, JESD 51-7	55°C/W	140°C/W
SOT-89 (PK)	High K, JESD 51-7	9°C/W	52°C/W

<sup>(1)</sup> Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal-overload protection may be activated at power levels slightly above or below the rated dissipation.

#### **Recommended Operating Conditions**

	. 5		MIN	MAX	UNIT
		μA78L02AC	4.75	20	
		μΑ78L05C, μΑ78L05AC	7	20	
		μΑ78L06C, μΑ78L06AC	8.5	20	
V	lanut valtana	μΑ78L08C, μΑ78L08AC	10.5	23	V
VI	Input voltage	μΑ78L09C, μΑ78L09AC	11.5	24	V
		μA78L10AC	12.5	25	
		μΑ78L12C, μΑ78L12AC	14.5	27	
		μΑ78L15C, μΑ78L15AC	17.5	30	
Io	Output current			100	mA
т	On a ratio a virtual junction to manage tura	μΑ78LxxC and μΑ78LxxAC series	0	125	°C
TJ	Operating virtual junction temperature	μA78L05AI	-40	125	



#### uA78L02 Electrical Characteristics

at specified virtual junction temperature,  $V_1 = 9 \text{ V}$ ,  $I_0 = 40 \text{ mA}$  (unless otherwise noted)

DADAMETED	TEST CONDITIONS	<b>T</b> (1)	μΑ	78L02AC		LINUT	
PARAMETER	$V_{I} = 4.75 \text{ V to } 20 \text{ V, } I_{O} = 1 \text{ mA to } 40 \text{ mA} \qquad \frac{2}{0^{\circ}\text{C to }} I_{O} = 1 \text{ mA to } 70 \text{ mA} \qquad 0^{\circ}\text{C to } I_{O} = 1 \text{ mA to } 70 \text{ mA} \qquad 0^{\circ}\text{C to } I_{O} = 1 \text{ mA to } 70 \text{ mA} \qquad 2 I_{O} = 5 \text{ V to } 20 \text{ V} \qquad 2 I_{O} = 6 \text{ V to } 20 \text{ V, } f = 120 \text{ Hz} \qquad 2 I_{O} = 1 \text{ mA to } 100 \text{ mA} \qquad 2 I_{O} = 1 \text{ mA to } 40 \text{ mA} \qquad 2 I_{O} = 1 \text{ mA to } 40 \text{ mA} \qquad 2 I_{O} = 1 \text{ mA to } 100 \text{ kHz} \qquad 2 I_{O} = 100 \text$	T <sub>J</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
	V 4.75 V to 20 V L 4 = 0 to 40 = 0	25°C	2.5	2.6	2.7		
Output voltage	$V_1 = 4.75 \text{ V to 20 V}, I_0 = 1 \text{ mA to 40 mA}$	0°C to 125°C	2.45		2.75	5 V	
	I <sub>O</sub> = 1 mA to 70 mA	0°C to 125°C	2.45		2.75		
land to the second of the	V <sub>I</sub> = 4.75 V to 20 V	2500		20	100	\/	
Input voltage regulation	V <sub>I</sub> = 5 V to 20 V	25°C		16	75	mV	
Ripple rejection	V <sub>I</sub> = 6 V to 20 V, f = 120 Hz	25°C	43	51		dB	
0.4	I <sub>O</sub> = 1 mA to 100 mA	0500		12	50	mV	
Output voltage regulation	I <sub>O</sub> = 1 mA to 40 mA	25°C		6	25		
Output noise voltage	f = 10 Hz to 100 kHz	25°C		30		μV	
Dropout voltage		25°C		1.7		V	
Diag summent		25°C		3.6	6	A	
Bias current		125°C			5.5	mA	
D'a a command als a com	V <sub>I</sub> = 5 V to 20 V	000 1- 40500			2.5	1	
Bias current change	I <sub>O</sub> = 1 mA to 40 mA	0°C to 125°C			0.1	mA	

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.

#### uA78L05 Electrical Characteristics

at specified virtual junction temperature, V<sub>I</sub> = 10 V, I<sub>O</sub> = 40 mA (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TJ <sup>(1)</sup>	μΑ78L05C			μΑ78L05AC μΑ78L05AI			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
	V <sub>I</sub> = 7 V to 20 V,	25°C	4.6	5	5.4	4.8	5	5.2	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	Full range	4.5		5.5	4.75		5.25	V
	$I_O = 1$ mA to 70 mA	Full range	4.5		5.5	4.75		5.25	
Input voltage	V <sub>I</sub> = 7 V to 20 V	2500		32	200		32	150	\/
regulation	V <sub>I</sub> = 8 V to 20 V	25°C		26	150		26	100	mV
Ripple rejection	V <sub>I</sub> = 8 V to 18 V, f = 120 Hz	25°C	40	49		41	49		dB
Output voltage	$I_O = 1 \text{ mA to } 100 \text{ mA}$	25°C		15	60		15	60	mV
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			8	30		8	30	mv
Output noise voltage	f = 10 Hz to 100 kHz	25°C		42			42		μV
Dropout voltage		25°C		1.7			1.7		V
D'		25°C		3.8	6		3.8	6	1
Bias current		125°C			5.5			5.5	mA
Bias current change	V <sub>I</sub> = 8 V to 20 V	F. II			1.5			1.5	4
	$I_O = 1 \text{ mA to } 40 \text{ mA}$	Full range			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output. Full range for the  $\mu$ A78L05AC is  $T_J = 0^{\circ}$ C to 125°C, and full range for the  $\mu$ A78L05AI is  $T_J = -40^{\circ}$ C to 125°C.



#### uA78L06 Electrical Characteristics

at specified virtual junction temperature, V<sub>I</sub> = 12 V, I<sub>O</sub> = 40 mA (unless otherwise noted)

DADAMETED	TECT CONDITIONS	T <sub>J</sub> <sup>(1)</sup>	μA	178L06C		μA	78L06AC		LINUT
PARAMETER	TEST CONDITIONS	1,1,1,1	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 8.5 V to 20 V,	25°C	5.7	6.2	6.7	5.95	6.2	6.45	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	5.6		6.8	5.9		6.5	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	5.6		6.8	5.9		6.5	
Input voltage	V <sub>I</sub> = 8.5 V to 20 V	0500		35	200		35	175	\/
regulation	V <sub>I</sub> = 9 V to 20 V	25°C		29	150		29	125	mV
Ripple rejection	V <sub>I</sub> = 10 V to 20 V, f = 120 Hz	25°C	39	48		40	48		dB
Output voltage	I <sub>O</sub> = 1 mA to 100 mA	25°C		16	80		16	80	\/
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			9	40		9	40	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		46			46		μV
Dropout voltage		25°C		1.7			1.7		V
Diag summent		25°C		3.9	6		3.9	6	A
Bias current		125°C			5.5			5.5	mA
Bias current	V <sub>I</sub> = 9 V to 20 V	000 to 40500			1.5			1.5	A
change	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.

#### uA78L08 Electrical Characteristics

at specified virtual junction temperature, V<sub>I</sub> = 14 V, I<sub>O</sub> = 40 mA (unless otherwise noted)

DADAMETED	TEST CONDITIONS	T,1 <sup>(1)</sup>	μA	78L08C		μΑ	78L08AC		LINUT
PARAMETER	TEST CONDITIONS	IJ(*/	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 10.5 V to 23 V,	25°C	7.36	8	8.64	7.7	8	8.3	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	7.2		8.8	7.6		8.4	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	7.2		8.8	7.6		8.4	
Input voltage	V <sub>I</sub> = 10.5 V to 23 V	25°C		42	200		42	175	\/
regulation	V <sub>I</sub> = 11 V to 23 V	25 C		36	150		36	125	mV
Ripple rejection	V <sub>I</sub> = 13 V to 23 V, f = 120 Hz	25°C	36	46		37	46		dB
Output voltage	I <sub>O</sub> = 1 mA to 100 mA	25°C —		18	80		18	80	\/
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			10	40		10	40	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		54			54		μV
Dropout voltage		25°C		1.7			1.7		V
Diag gurrant		25°C		4	6		4	6	A
Bias current		125°C			5.5			5.5	mA
Bias current	V <sub>I</sub> = 11 V to 23 V	0°C to 125°C			1.5			1.5	A
change	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.



#### uA78L09 Electrical Characteristics

at specified virtual junction temperature,  $V_1 = 16 \text{ V}$ ,  $I_0 = 40 \text{ mA}$  (unless otherwise noted)

DADAMETER	TEST CONDITIONS	<b>T</b> (1)	μ/	178L09C		μΑ	78L09AC		LINUT
PARAMETER	TEST CONDITIONS	T <sub>J</sub> <sup>(1)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 12 V to 24 V,	25°C	8.3	9	9.7	8.6	9	9.4	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	8.1		9.9	8.55		9.45	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	8.1		9.9	8.55		9.45	
Input voltage	V <sub>I</sub> = 12 V to 24 V	25%		45	225		45	175	m\/
regulation	V <sub>I</sub> = 13 V to 24 V	25°C		40	175		40	125	mV
Ripple rejection	V <sub>I</sub> = 15 V to 25 V, f = 120 Hz	25°C	36	45		38	45		dB
Output voltage	I <sub>O</sub> = 1 mA to 100 mA	25°C		19	90		19	90	\/
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			11	40		11	40	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		58			58		μV
Dropout voltage		25°C		1.7			1.7		V
Diag summent		25°C		4.1	6		4.1	6	Λ
Bias current		125°C			5.5			5.5	mA
Bias current	V <sub>I</sub> = 13 V to 24 V	000 +- 40500			1.5			1.5	A
change	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.

#### uA78L10 Electrical Characteristics

at specified virtual junction temperature,  $V_1 = 14 \text{ V}$ ,  $I_0 = 40 \text{ mA}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T,1 <sup>(1)</sup>	μΑ78L10AC			UNIT
PARAMETER	TEST CONDITIONS	ı, '	MIN	TYP	MAX	UNII
	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C	9.6	10	10.4	
Output voltage	$V_{I} = 13 \text{ V to } 25 \text{ V}, I_{O} = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	9.5		10.5	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	9.5		10.5	
lancet colleges as accordation	V <sub>I</sub> = 13 V to 25 V	2500		51	175	\/
Input voltage regulation	V <sub>I</sub> = 14 V to 25 V	25°C		42	125	mV
Ripple rejection	V <sub>I</sub> = 15 V to 25 V, f = 120 Hz	25°C 37 44			dB	
Output valta as as aculation	I <sub>O</sub> = 1 mA to 100 mA	2500		20	90	\/
Output voltage regulation	I <sub>O</sub> = 1 mA to 40 mA	25°C		11	40	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		62		μV
Dropout voltage		25°C		1.7		V
D'a a sussimilation		25°C		4.2	6	4
Bias current		125°C			5.5	mA
D'an annual abanan	V <sub>I</sub> = 14 V to 25 V	000 1- 40500			1.5	4
Bias current change	I <sub>O</sub> = 1 mA to 40 mA	0°C to 125°C			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.



#### uA78L12 Electrical Characteristics

at specified virtual junction temperature, V<sub>I</sub> = 19 V, I<sub>O</sub> = 40 mA (unless otherwise noted)

DADAMETED	TECT CONDITIONS	T <sub>J</sub> <sup>(1)</sup>	μA	78L12C		μΑ78L12AC			LINUT
PARAMETER	TEST CONDITIONS	1,117	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	V <sub>I</sub> = 14 V to 27 V,	25°C	11.1	12	12.9	11.5	12	12.5	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	10.8		13.2	11.4		12.6	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	10.8		13.2	11.4		12.6	
Input voltage	V <sub>I</sub> = 14.5 V to 27 V	2500		55	250		55	250	\/
egulation	V <sub>I</sub> = 16 V to 27 V	25°C		49	200		49	200	mV
Ripple rejection	V <sub>I</sub> = 15 V to 25 V, f = 120 Hz	25°C	36	42		37	42		dB
Output voltage	I <sub>O</sub> = 1 mA to 100 mA	25°C		22	100		22	100	\/
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			13	50		13	50	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		70			70		μV
Dropout voltage		25°C		1.7			1.7		V
Diag summent		25°C		4.3	6.5		4.3	6.5	A
Bias current		125°C			6			6	mA
Bias current	V <sub>I</sub> = 16 V to 27 V	000 1- 40500			1.5			1.5	^
nange	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.

#### uA78L15 Electrical Characteristics

at specified virtual junction temperature, V<sub>I</sub> = 23 V, I<sub>O</sub> = 40 mA (unless otherwise noted)

-				A78L15C		пΑ	78L15AC		
PARAMETER	TEST CONDITIONS	T <sub>J</sub> <sup>(1)</sup>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			IVIIIN	ITE	IVIAA	IVIIIN	ITF	IVIAA	
	$V_I = 17.5 \text{ V to } 30 \text{ V},$	25°C	13.8	15	16.2	14.4	15	15.6	
Output voltage	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C	13.5		16.5	14.25		15.75	V
	$I_O = 1 \text{ mA to } 70 \text{ mA}$	0°C to 125°C	13.5		16.5	14.25		15.75	
Input voltage	V <sub>I</sub> = 17.5 V to 30 V	0500		65	300		65	300	
regulation	V <sub>I</sub> = 20 V to 30 V	25°C		58	250		58	250	mV
Ripple rejection	V <sub>I</sub> = 18.5 V to 28.5 V, f = 120 Hz	25°C	33	39		34	39		dB
Output voltage	$I_O = 1 \text{ mA to } 100 \text{ mA}$	25°C		25	150		25	150	\/
regulation	$I_O = 1 \text{ mA to } 40 \text{ mA}$			15	75		15	75	mV
Output noise voltage	f = 10 Hz to 100 kHz	25°C		82			82		μV
Dropout voltage		25°C		1.7			1.7		V
D'an annual		25°C		4.6	6.5		4.6	6.5	Δ
Bias current		125°C			6			6	mA
Bias current	V <sub>I</sub> = 10 V to 30 V	000 1- 40500			1.5			1.5	^
change	$I_O = 1 \text{ mA to } 40 \text{ mA}$	0°C to 125°C			0.2			0.1	mA

<sup>(1)</sup> Pulse-testing techniques maintain  $T_J$  as close to  $T_A$  as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 0.33- $\mu$ F capacitor across the input and a 0.1- $\mu$ F capacitor across the output.



#### **APPLICATION INFORMATION**




Figure 1. Fixed-Output Regulator




Figure 2. Positive Regulator in Negative Configuration (V<sub>I</sub> Must Float)





Figure 3. Adjustable-Output Regulator



 $I_0 = (V_0/R1) + I_0$  Bias Current

Figure 4. Current Regulator






Figure 5. Regulated Dual Supply

#### Operation With a Load Common to a Voltage of Opposite Polarity

In many cases, a regulator powers a load that is not connected to ground, but instead, is connected to a voltage source of opposite polarity (for example, operational amplifiers, level-shifting circuits, and so on). In these cases, a clamp diode should be connected to the regulator output as shown in Figure 6. This protects the regulator from output polarity reversals during startup and short-circuit operation.




Figure 6. Output Polarity-Reversal-Protection Circuit

#### **Reverse-Bias Protection**

Occasionally, the input voltage to the regulator can collapse faster than the output voltage. This can occur, for example, when the input supply is crowbarred during an output overvoltage condition. If the output voltage is greater than approximately 7 V, the emitter-base junction of the series-pass element (internal or external) could break down and be damaged. To prevent this, a diode shunt can be employed as shown in Figure 7.




Figure 7. Reverse-Bias-Protection Circuit



#### **REVISION HISTORY**

CI	hanges from Revision T (May 2011) to Revision U	Page
•	Updated document to new TI data sheet format - no specification changes.	1
•	Added ESD warning.	2
•	Deleted Ordering Information table.	2





24-Aug-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UA78L02ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L02A	Samples
UA78L02ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L02A	Samples
UA78L02ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L02AC	Samples
UA78L02ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L02AC	Samples
UA78L05ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPM	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPME3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F5	Samples



Orderable Device	Status	Package Type	_	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UA78L05ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F5	Sample
UA78L05AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Sample
UA78L05AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Sample
UA78L05AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Sample
UA78L05AIDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Sample
UA78L05AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Sample
UA78L05AILP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 125	78L05AI	Sample
UA78L05AILPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 125	78L05AI	Sample
UA78L05AILPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 125	78L05AI	Sample
UA78L05AILPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	-40 to 125	78L05AI	Sample
UA78L05AIPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	J5	Sample
UA78L05AIPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	J5	Sample
UA78L05AQD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI			
UA78L05AQDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI			
UA78L05CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Sample
UA78L05CDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Sample
UA78L05CDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Sampl
UA78L05CDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Sampl
UA78L05CDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UA78L05CLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05C	Samples
UA78L05CLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05C	Samples
UA78L05CLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L05C	Samples
UA78L05CPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	B5	Samples
UA78L05CPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	B5	Samples
UA78L05QLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI			
UA78L05QLPR	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI			
UA78L06ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L06AC	Samples
UA78L06ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L06AC	Samples
UA78L06ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L06AC	Samples
UA78L06ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L06AC	Samples
UA78L06ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F6	Samples
UA78L06ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F6	Samples
UA78L08ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L08A	Sample
UA78L08ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L08A	Sample
UA78L08ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 125	78L08A	Samples
UA78L08ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L08A	Sample
UA78L08ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L08AC	Sample
UA78L08ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L08AC	Sample



Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
UA78L08ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CUSN	N / A for Pkg Type	0 to 125	78L08AC	Sample
UA78L08ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L08AC	Sample
UA78L08ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F8	Sample
UA78L08ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F8	Sample
UA78L08AILP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI			
UA78L08AQDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI			
UA78L08CLP	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI	0 to 125		
UA78L08CPK	OBSOLETE	SOT-89	PK	3		TBD	Call TI	Call TI	0 to 125		
UA78L09ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Sample
UA78L09ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Sampl
UA78L09ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Sampl
UA78L09ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Sampl
UA78L09ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L09AC	Sampl
UA78L09ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L09AC	Sampl
UA78L09ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L09AC	Sampl
UA78L09ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L09AC	Sampl
UA78L09ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F9	Sampl
UA78L09ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	F9	Sampl
UA78L10ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Sampl
UA78L10ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Sampl



Orderable Device	Status	Package Type		Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b>	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UA78L10ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FA	Samples
UA78L10ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FA	Samples
UA78L12ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Samples
UA78L12ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Samples
UA78L12ACLPM	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Samples
UA78L12ACLPME3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Samples





24-Aug-2014 www.ti.com

Orderable Device		Package Type	Package Drawing	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)				Qty	(2)	(6)	(3)		(4/5)	
UA78L12ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Sampl
UA78L12ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L12AC	Samp
UA78L12ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FC	Samp
UA78L12ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FC	Samp
UA78L12AQDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI			
UA78L12AQLPR	OBSOLETE	TO-92	LP	3		TBD	Call TI	Call TI			
UA78L15ACD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samp
UA78L15ACDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samp
UA78L15ACDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samp
UA78L15ACDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samp
UA78L15ACDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samp
UA78L15ACLP	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L15AC	Samp
UA78L15ACLPE3	ACTIVE	TO-92	LP	3	1000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L15AC	Samp
UA78L15ACLPR	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L15AC	Samp
UA78L15ACLPRE3	ACTIVE	TO-92	LP	3	2000	Pb-Free (RoHS)	CU SN	N / A for Pkg Type	0 to 125	78L15AC	Samj
UA78L15ACPK	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FF	Samj
UA78L15ACPKG3	ACTIVE	SOT-89	PK	3	1000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	0 to 125	FF	Samj

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



#### PACKAGE OPTION ADDENDUM

24-Aug-2014

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA78L05ACDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05AIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05CPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L06ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L08ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L08ACDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
UA78L08ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L08ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L09ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L09ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L10ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L10ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L12ACDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2014

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA78L12ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L12ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L12ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L15ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L15ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA78L05ACDR	SOIC	D	8	2500	364.0	364.0	27.0
UA78L05ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L05ACDRG4	SOIC	D	8	2500	340.5	338.1	20.6
UA78L05ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L05AIDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L05AIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L05CDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L05CPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L06ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L08ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L08ACDR	SOIC	D	8	2500	364.0	364.0	27.0
UA78L08ACDRG4	SOIC	D	8	2500	340.5	338.1	20.6



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Aug-2014

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA78L08ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L09ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L09ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L10ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L10ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L12ACDR	SOIC	D	8	2500	364.0	364.0	27.0
UA78L12ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L12ACDRG4	SOIC	D	8	2500	340.5	338.1	20.6
UA78L12ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L15ACDR	SOIC	D	8	2500	340.5	338.1	20.6
UA78L15ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0

# PK (R-PSSO-F3)

# PLASTIC SINGLE-IN-LINE PACKAGE



NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- The center lead is in electrical contact with the tab.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC T0-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



# PK (R-PDSO-G3)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Lead dimensions are not controlled within this area.

Falls within JEDEC TO−226 Variation AA (TO−226 replaces TO−92).

E. Shipping Method:

Straight lead option available in bulk pack only.

Formed lead option available in tape & reel or ammo pack.

Specific products can be offered in limited combinations of shipping mediums and lead options.

Consult product folder for more information on available options.





NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Tape and Reel information for the Formed Lead Option package.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity