
KV4XP100M168 Data Sheet: Technical Data Rev. 3, 06/2016

#### **KV4x Data Sheet**

#### 168 MHz ARM Cortex-M4 core based Microcontroller with **FPU**

The Kinetis KV4x MCU family is a member of the Kinetis V series and provides a high-performance solution for motor control and Digital Power Conversion. Built upon the ARM® Cortex®-M4 core operating at up to 168 MHz with DSP and floating point unit, features include: dual 12-bit analog-to-digital converters with 240ns conversion time, up to 30 PWM channels for support of multi-motor systems, eFlexPWM module with 312 ps resolution for digital power conversion applications, programmable delay block, memory protection unit, dual FlexCAN modules and 64 to 256 KB of flash memory. KV4x MCUs are offered in 48LQFP, 64LQFP, and 100LQFP packages. All Kinetis V series MCUs are supported by a comprehensive enablement suite from NXP and third-party resources including reference designs, software libraries and

MKV46FxxxVLy16 MKV44FxxxVLy16 MKV42FxxxVLy16



motor configuration tools. KV4x MCUs are enabled to support Kinetis Motor Suite (KMS), a bundled hardware and software solution that enables rapid configuration of BLDC and PMSM motor drive systems.

#### Core

 ARM® Cortex®-M4 core up to 168 MHz with single precision Floating Point Unit (FPU)

#### Memories

- Up to 256 KB of program flash memory
- Up to 32 KB of RAM

#### System peripherals

- 16-channel DMA controller
- · Low-leakage wakeup unit
- SWD interface and Micro Trace buffer
- · Advanced independent clocked watchdog

#### Clocks

- 32 to 40 kHz or 3 to 32 MHz crystal oscillator
- Multipurpose clock generator (MCG) with frequencylocked loop and phase-locked loop referencing either internal or external reference clock

#### **Operating Characteristics**

• Voltage range: 1.71 to 3.6 V

• Temperature range: -40 to 105 °C

#### **Human-machine interface**

General-purpose input/output

#### **Communication interfaces**

- Two Universal Asynchronous Receiver/Transmitter (UART) / FlexSCI modules with programmable 8- or 9-bit data format
- · One 16-bit SPI module
- One I2C module
- Two FlexCAN modules

#### **Analog Modules**

- Two 12-bit cyclic ADCs
- Four analog comparator (CMP) containing a 6-bit DAC and programmable reference input
- One 12-bit DAC

#### **Timers**

- One eFlexPWM with 4 sub-modules, providing 12 PWM outputs
- Two 8-channel FlexTimers (FTM0 and FTM3)
- One 2-channel FlexTimers (FTM1)
- Four Periodic interrupt timers (PIT)
- Two Programmable Delay Blocks (PDB)
- Quadrature Encoder/Decoder (ENC)
- · Ratio of timer input clock frequency vs. core frequency is 1:2 when core frequency is 168 Mhz, and 1:1 when core frequency is less than or equal to 100 Mhz



#### **Kinetis Motor Suite**

- Supports velocity and position control of BLDC and PMSM motors
- Implements Field Orient Control (FOC) using Back EMF to improve motor efficiency
- Utilizes SpinTAC control theory that improves overall system performance and reliability

#### Security and integrity modules

- Hardware CRC module to support fast cyclic redundancy checks
- External Watchdog Monitor (EWM)

#### **NOTE**

The 48-pin LQFP package for this product is not yet available. However, it is included in a Package Your Way program for Kinetis MCUs. Visit nxp.com/KPYW for more details.

#### Orderable part numbers summary1

NXP part	CPU	Pin	Total	SRA	A	DC	eFlex	PWM	PW	FI	ex Time	ers	DA	Flex	CAN
number	freq uenc y (MHz	coun t	flash memo ry (KB)	M (KB)	ADC A	ADC B	PW MA PW MB	PW MX	M Nan o- Edg e	FTM 0	FTM 3	FTM 1	С	CA NO	CA N1
MKV46F256VLL 16	168	100	256	32	18ch	20ch	1x8ch	1x4ch	Yes	1x8ch	1x8ch	1x2ch	1	1	1
MKV46F256VLH 16	168	64	256	32	13ch	16ch	1x8ch	_	Yes	1x8ch	1x8ch	1x2ch	1	1	1
MKV46F128VLL 16	168	100	128	24	18ch	20ch	1x8ch	1x4ch	Yes	1x8ch	1x8ch	1x2ch	1	1	1
MKV46F128VLH 16	168	64	128	24	13ch	16ch	1x8ch	_	Yes	1x8ch	1x8ch	1x2ch	1	1	1
MKV44F256VLL 16	168	100	256	32	18ch	20ch	1x8ch	1x4ch	Yes	_	_	_	1	1	1
MKV44F256VLH 16	168	64	256	32	13ch	16ch	1x8ch	_	Yes	_	_	_	1	1	1
MKV44F128VLL 16	168	100	128	24	18ch	20ch	1x8ch	1x4ch	Yes	_	_	_	1	1	1
MKV44F128VLH 16	168	64	128	24	13ch	16ch	1x8ch	_	Yes	_	_	_	1	1	1
MKV44F128VLF 16 <sup>2</sup>	168	48	128	24	11ch	10ch	1x8ch	_	Yes	_	_	_	1	1	_
MKV44F64VLH1 6	168	64	64	16	13ch	16ch	1x8ch	_	Yes	_	_	_	1	1	1
MKV44F64VLF1 6 <sup>2</sup>	168	48	64	16	11ch	10ch	1x8ch	_	Yes	_	_	_	1	1	_
MKV42F256VLL 16	168	100	256	32	18ch	20ch	_	_	_	1x8ch	1x8ch	1x2ch	_	1	1
MKV42F256VLH 16	168	64	256	32	13ch	16ch	_	_	_	1x8ch	1x8ch	1x2ch	_	1	1
MKV42F128VLL 16	168	100	128	24	18ch	20ch			_	1x8ch	1x8ch	1x2ch	_	1	1

#### Orderable part numbers summary1 (continued)

NXP part	CPU	Pin	Total	SRA	Al	ос	eFlex	PWM	PW	FI	ex Time	ers	DA	Flex	CAN
number	freq uenc y (MHz )	coun t	flash memo ry (KB)	M (KB)	ADC A	ADC B	PW MA PW MB	PW MX	M Nan o- Edg e	FTM 0	FTM 3	FTM 1	C	CA NO	CA N1
MKV42F128VLH 16	168	64	128	24	13ch	16ch	_		_	1x8ch	1x8ch	1x2ch	_	1	1
MKV42F128VLF 16 <sup>2</sup>	168	48	128	24	11ch	10ch	_		_	1x8ch	1x8ch	1x2ch	_	1	_
MKV42F64VLH1 6	168	64	64	16	13ch	16ch	_	_		1x8ch	1x8ch	1x2ch	_	1	1
MKV42F64VLF1 6 <sup>2</sup>	168	48	64	16	11ch	10ch				1x8ch	1x8ch	1x2ch	_	1	_

- 1. To confirm current availability of ordererable part numbers, go to <a href="http://www.nxp.com">http://www.nxp.com</a> and perform a part number search.
- 2. Package Your Way.

#### **Related Resources**

Туре	Description	Resource
Selector Guide	The Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.	Solution Advisor
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	KV4XP100M168RM <sup>1</sup>
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.	KV4XP100M168 <sup>1</sup>
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	Kinetis_V_1N72K <sup>1</sup>
KMS User Guide	The KMS User Guide provides a comprehensive description of the features and functions of the Kinetis Motor Suite solution.	Kinetis Motor Suite User's Guide (KMS100UG) <sup>1</sup>
KMS API Reference Manual	The KMS API reference manual provides a comprehensive description of the API of the Kinetis Motor Suite function blocks.	Kinetis Motor Suite API Reference Manual (KMS100RM) <sup>1</sup>
Package drawing	Package dimensions are provided in package drawings.	<ul> <li>LQFP 100-pin: 98ASS23308W<sup>1</sup></li> <li>LQFP 64-pin: 98ASS23234W<sup>1</sup></li> <li>LQFP 48-pin: 98ASH00962A<sup>1</sup></li> </ul>

1. To find the associated resource, go to http://www.nxp.com and perform a search using this term.




Figure 1. KV4x block diagram

## **Table of Contents**

1	Ratin	gs	6
	1.1	Therm	al handling ratings6
	1.2	Moistu	re handling ratings6
	1.3	ESD h	andling ratings6
	1.4	Voltag	e and current operating ratings6
	1.5	Absolu	ute Maximum Ratings7
2	Gene	eral	8
	2.1	AC ele	ectrical characteristics8
	2.2	Nonsw	vitching electrical specifications9
		2.2.1	Recommended Operating Conditions9
		2.2.2	LVD and POR operating requirements10
		2.2.3	Voltage and current operating behaviors10
		2.2.4	Power mode transition operating behaviors 11
		2.2.5	Power consumption operating behaviors12
		2.2.6	EMC radiated emissions operating behaviors. 17
		2.2.7	Designing with radiated emissions in mind18
		2.2.8	Capacitance attributes18
	2.3	Switch	ing specifications18
		2.3.1	Typical device clock specifications 18
		2.3.2	General switching specifications19
	2.4	Therm	al specifications20
		2.4.1	Thermal operating requirements20
		2.4.2	Thermal attributes20
3	Perip	heral o	perating requirements and behaviors21
	3.1	Core n	nodules21
		3.1.1	SWD Electricals21
		3.1.2	Debug trace timing specifications22
		3.1.3	JTAG electricals23
	3.2	Syster	m modules
	3.3	Clock	modules
		3.3.1	MCG specifications26
		3.3.2	Oscillator electrical specifications28
	3.4	Memo	ries and memory interfaces30
		3.4.1	Flash electrical specifications30
	3.5	Securi	ty and integrity modules31
	3.6	Analog	j32
		3.6.1	12-bit cyclic Analog-to-Digital Converter
			(ADC) parameters. 32

		3.6.2	CMP and 6-bit DAC electrical specifications	34
		3.6.3	12-bit DAC electrical characteristics	. 36
	3.7	Timers	S	39
	3.8	Enhan	ced NanoEdge PWM characteristics	39
	3.9	Comm	unication interfaces	. 40
		3.9.1	SPI (DSPI) switching specifications (limited	
			voltage range)	40
		3.9.2	SPI (DSPI) switching specifications (full	
			voltage range)	44
		3.9.3	I2C	. 47
		3.9.4	UART	. 47
	3.10	Kinetis	Motor Suite (KMS)	. 47
4	Dime	nsions.		. 48
	4.1	Obtain	ing package dimensions	48
5	Pinou	ıt		48
	5.1	KV4x S	Signal Multiplexing and Pin Assignments	. 48
	5.2	Pinout	diagrams	52
6	Orde	ring par	ts	. 55
	6.1	Determ	nining valid orderable parts	55
7	Part i	dentific	ation	56
	7.1	Descri	ption	56
	7.2	Forma	t	. 56
	7.3	Fields.		. 56
	7.4	Examp	ole	57
8	Term	inology	and guidelines	. 57
	8.1	Definiti	ion: Operating requirement	57
	8.2	Definiti	ion: Operating behavior	. 57
	8.3	Definiti	ion: Attribute	. 58
	8.4	Definiti	ion: Rating	. 58
	8.5	Result	of exceeding a rating	. 59
	8.6		onship between ratings and operating	
		require	ements	59
	8.7	Guidel	ines for ratings and operating requirements	59
	8.8	Definiti	ion: Typical value	60
	8.9	Typica	I Value Conditions	. 61
9	Revis	sion hist	tory	61

## 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	-55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human-body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105 °C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-up Test.

## 1.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	120	mA
V <sub>IO</sub>	Digital pin input voltage (except open drain pins)	-0.3	VDD + 0.3 <sup>1</sup>	V
	Open drain pins (PTC6 and PTC7)	-0.3	5.5	V
I <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

<sup>1.</sup> Maximum value of  $V_{\text{IO}}$  (except open drain pins) must be 3.8 V.

## 1.5 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 1 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 1. Absolute Maximum Ratings ( $V_{SS} = 0 \text{ V}, V_{SSA} = 0 \text{ V}$ )

Symbol	Description	Notes <sup>1</sup>	Min	Max	Unit
$V_{DD}$	Supply Voltage Range		-0.3	4.0	V
$V_{DDA}$	Analog Supply Voltage Range		-0.3	4.0	V
V <sub>REFHx</sub>	ADC High Voltage Reference		-0.3	4.0	٧
V <sub>REFLx</sub>	ADC Low Voltage Reference		-0.3	0.3	٧
$\Delta V_{DD}$	Voltage difference $V_{DD}$ to $V_{DDA}$		-0.3	0.3	V
ΔV <sub>SS</sub>	Voltage difference V <sub>SS</sub> to V <sub>SSA</sub>		-0.3	0.3	V
V <sub>IN</sub>	Digital Input Voltage Range	Pin Groups 1, 2	-0.3	4.0	٧
V <sub>OSC</sub>	Oscillator Input Voltage Range	Pin Group 4	-0.4	4.0	V
V <sub>INA</sub>	Analog Input Voltage Range	Pin Group 3	-0.3	4.0	٧
I <sub>IC</sub>	Input clamp current, per pin (V <sub>IN</sub> < 0)		_	-20.0	mA
loc	Output clamp current, per pin $(V_O < 0)^2$		_	-20.0	mA
V <sub>OUT</sub>	Output Voltage Range (Normal Push-Pull mode)	Pin Group 1	-0.3	4.0	V
V <sub>OUTOD</sub>	Output Voltage Range (Open Drain mode)	Pin Group 2	-0.3	5.5	V
V <sub>OUT_DAC</sub>	DAC Output Voltage Range	Pin Group 5	-0.3	4.0	V
T <sub>A</sub>	Ambient Temperature Industrial		-40	105	°C
T <sub>STG</sub>	Storage Temperature Range (Extended Industrial)		-55	150	°C

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET, PORTC6, and PORTC7
- Pin Group 3: ADC and Comparator Analog Inputs

- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- 2. Continuous clamp current per pin is -2.0 mA

#### 2 General

Electromagnetic compatibility (EMC) performance depends on the environment in which the MCU resides. Board design and layout, circuit topology choices, location, characteristics of external components, and MCU software operation play a significant role in EMC performance.

See the following applications notes available on nxp.com for guidelines on optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assume:

- 1. output pins
  - have C<sub>L</sub>=30pF loads,
  - are slew rate disabled, and
  - are normal drive strength

### 2.2 Nonswitching electrical specifications

### 2.2.1 Recommended Operating Conditions

This section includes information about recommended operating conditions.

#### NOTE

Recommended V<sub>DD</sub> ramp rate is between 1 ms and 200 ms.

Table 2. Recommended Operating Conditions (V<sub>REFLx</sub>=0V, V<sub>SSA</sub>=0V, V<sub>SS</sub>=0V)

Symbol	Description	Notes <sup>1</sup>	Min	Тур	Max	Unit
$V_{DD}$	Supply Voltage Digital	2, 3	1.71		3.6	V
$V_{DDA}$	Supply voltage (analog)	2, 3	2.7	3.0	3.6	V
V <sub>REFHx</sub>	ADC (Cyclic) Reference Voltage High		2.7		$V_{DDA}$	V
ΔVDD	Voltage difference $V_{DD}$ to $V_{DDA}$		-0.1	0	0.1	V
ΔVSS	Voltage difference V <sub>SS</sub> to V <sub>SSA</sub>		-0.1	0	0.1	V
F_MCGO UT	Device Clock Frequency  using internal RC oscillator		0.04		168	MHz
	<ul> <li>using external clock source</li> </ul>		0		168	
V <sub>IH</sub>	Input Voltage High (digital inputs)	Pin Groups 1, 2	0.7 x V <sub>DD</sub>		3.6	V
V <sub>IL</sub>	Input Voltage Low (digital inputs)	Pin Groups 1, 2			0.35 x V <sub>DD</sub>	V
V <sub>IHOSC</sub>	Oscillator Input Voltage High	Pin Group 4	2.0		V <sub>DD</sub> + 0.3	V
	XTAL driven by an external clock source					
V <sub>ILOSC</sub>	Oscillator Input Voltage Low	Pin Group 4	-0.3		0.8	V
C <sub>out</sub>	DAC Output Current Drive Strength	Pin Group 5			1	mA
T <sub>A</sub>	Ambient Operating Temperature		-40		105	°C

#### 1. Default Mode

- Pin Group 1: GPIO, TDI, TDO, TMS, TCK
- Pin Group 2: RESET
- Pin Group 3: ADC and Comparator Analog Inputs
- Pin Group 4: XTAL, EXTAL
- Pin Group 5: DAC analog output
- Pin Group 6: PTB0, PTB1, PTD4, PTD5, PTD6, PTD7, PTC3, and PTC4. have high output current capability
- Pin Group 7: PTC6 and PTC7 are true open drain pins and have no P-chanl transistor. A external pull-up resistor is required when these pins are outputs.

- 2. If the ADC is enabled, minimum  $V_{DD}$  is 2.7 V and minimum  $V_{DDA}$  is 2.7 V. ADCA and ADCB are not guaranteed to operate below 2.7 V. All other analog modules besides the ADC and Nano-edge will operate down to 1.71 V.
- 3. If the Nano-edge is enabled, minimum  $V_{DD}$  is 3.0 V and minimum  $V_{DDA}$  is 3.0 V. Nano-edge is not guaranteed to operate below 3.0 V. All other analog modules besides the ADC and Nano-edge will operate down to 1.71 V.

#### 2.2.2 LVD and POR operating requirements

Table 3. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling V <sub>DD</sub> POR detect voltage	0.8	1.1	1.5	V	
V <sub>LVDH</sub>	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V <sub>LVW1H</sub>	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	±80	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	±60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising thresholds are falling threshold + hysteresis voltage

## 2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{OH}$	Output high voltage — normal drive pad					
		V <sub>DD</sub> – 0.5	_	_	V	
		V <sub>DD</sub> – 0.5		_	V	

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -10 \text{mA}$					
	• 1.71 V ≤V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -5mA					
	Output high voltage — High drive pad					1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{mA}$	V <sub>DD</sub> – 0.5	_	_	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = -10mA	V <sub>DD</sub> - 0.5	_	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — open drain pad	_	_	0.5	V	2
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = 3 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OH</sub> = 1 mA					
V <sub>OL</sub>	Output low voltage — normal drive pad	_	_	0.5	V	
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 5 mA					
	Output low voltage — high drive pad	_	_	0.5	V	1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	_	0.5	V	
	• 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 2.7 V, I <sub>OL</sub> = 10 mA					
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>IN</sub>	Input leakage current, analog and digital	_	0.002	0.5	μΑ	3
	pins • V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>					
R <sub>PU</sub>	Internal pullup resistors(except RTC_WAKEUP pins)	20	_	50	kΩ	4
R <sub>PD</sub>	Internal pulldown resistors	20	_	50	kΩ	5

- 1. High drive pads are PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6 and PTD7.
- 2. Open drain pads are PTC6 and PTC7.
- 3. Measured at VDD=3.6V
- 4. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$
- 5. Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$  and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus and flash clock = 25 MHz
- FEI clock mode

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	
	• VLLS0 → RUN	_	_	173	μs	
	• VLLS1 → RUN	_	_	172	μs	
	• VLLS2 → RUN	_	_	96	μs	
	• VLLS3 → RUN	_	_	96	μs	
	• VLPS → RUN	_	_	5.4	μs	
	• STOP → RUN	_	_	5.4	μs	

## 2.2.5 Power consumption operating behaviors

#### **NOTE**

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean+3 $\sigma$ )

Table 6. Power consumption operating behaviors (All IDDs are Target values)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA					Core frequency of 25 MHz.
	• @ 1.8V • @ 3.0V	_	6.8	17.2	mA	
	© 0.0 V	_	6.9	17.4	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA					Core frequency of 50 MHz.
	• @ 1.8V					
	• @ 3.0V	_	9.9	19.7	mA	

Table 6. Power consumption operating behaviors (All IDDs are Target values) (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
		_	10.0	19.8	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA					Core frequency of 100 MHz.
	• @ 1.8V	_	17.0	25.9	mA	
	• @ 3.0V	_	17.2	26.1	mA	
I <sub>DD_HSRUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA					Core frequency of 168 MHz.
	• @ 1.8V	_	26.3	45.3	mA	
	• @ 3.0V	_	26.5	45.5	mA	
I <sub>DD_HSRUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash,excludes IDDA  • @ 3.0V					Core frequency of 168 MHz. Nanoedge module at 84 MHz.
	• @ 25°C	_	34.0	45.5	mA	
	• @ 105°C	_	39.0	53.2	mA	
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	8.9	ı	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	0.58	1	mA	Core frequency of 4 Mhz.
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	0.83	-	mA	Core frequency of 4 Mhz.
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.34	ı	mA	Bus frequency of 2 MHz.
$I_{DD\_STOP}$	Stop mode current at 3.0 V					
	• @ -40 to 25°C	_	0.43	2.03	mA	
	• @ 70°C	_	1.16	4.27	mA	
	• @ 105°C	_	3.05	10.13	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	• @ –40 to 25°C	_	58	218	μA	
	• @ 70°C	_	280	1340	μA	
	• @ 105°C	_	924	2870	μA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					
	• @ –40 to 25°C	_	2.8	5.3	μA	
	• @ 70°C	_	9.6	35.1	μA	
	• @ 105°C	_	37.4	134.8	μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					

Table 6. Power consumption operating behaviors (All IDDs are Target values) (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ –40 to 25°C	_	2.7	3.3	μΑ	
	• @ 70°C	_	6.6	12.2	μA	
	• @ 105°C	_	25.9	50.5	μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	740	1200	nA	
	• @ 70°C	_	2.5	10.6	μA	
	• @ 105°C	_	11.1	26.5	μA	
I <sub>DD_VLLS0B</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	• @ -40 to 25°C	_	420	832	nA	
	• @ 70°C	_	1.9	9.4	μA	
	• @ 105°C	_	10.8	26.3	μΑ	
I <sub>DD_VLLS0A</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• @ -40 to 25°C	_	200	599	nA	
	• @ 70°C	_	1.8	10.5	μΑ	
	• @ 105°C	_	10.8	26.3	μΑ	

Table 7. Low power mode peripheral adders — typical value

Symbol	Description			Tempe	rature (°	C)		Unit
		-40	25	50	70	85	105	
I <sub>IREFSTEN4MHz</sub>	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μА
IREFSTEN32KHz	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μА
I <sub>EREFSTEN4MHz</sub>	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
I <sub>EREFSTEN32KHz</sub>	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.							nA
	VLLS1							
	VLLS3	440	490	540	560	570	580	
	VLPS	440	490	540	560	570	580	
	STOP	510	560	560	560	610	680	

Table 7. Low power mode peripheral adders — typical value (continued)

Symbol	Description			Tempe	rature (°	C)		Unit
		-40	25	50	70	85	105	
		510	560	560	560	610	680	
Ісмр	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							μА
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	
	OSCERCLK (4 MHz external crystal)	214	234	246	254	260	268	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx or VLLSx mode.	45	45	45	45	45	45	μA

#### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors NOTE

EMC measurements to IC-level IEC standards are available from NXP on request.

Table 8. EMC radiated emissions operating behaviors

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	20	dΒμV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	18	dΒμV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	14	dΒμV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500-1000	8	dΒμV	
V <sub>RE_IEC</sub>	IEC level	0.15-1000	L	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD} = 3.3 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 10 \,^{\circ}\text{MHz}$  (crystal),  $f_{SYS} = 75 \,^{\circ}\text{MHz}$ ,  $f_{BUS} = 25 \,^{\circ}\text{MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

#### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.nxp.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

## 2.3 Switching specifications

#### 2.3.1 Typical device clock specifications

Table 10. Typical device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	High Speed RUN r	node	•		
f <sub>SYS</sub>	System and core clock	_	168	MHz	
f <sub>BUS</sub>	Bus and Flash clock	_	24	MHz	
f <sub>FPCK</sub>	Fast peripheral clock	_	84	MHz	
f <sub>NANO</sub>	Nano-edge clock	_	168	MHz	
	Normal run mod	de			
f <sub>SYS</sub>	System and core clock	_	100	MHz	
f <sub>BUS</sub>	Bus and Flash clock	_	25	MHz	

Table 10. Typical device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes				
f <sub>FPCK</sub>	Fast peripheral clock	_	100	MHz					
f <sub>NANO</sub>	Nano-edge clock	_	200	MHz					
	Low Speed RUN mode								
f <sub>SYS</sub>	System and core clock	_	50	MHz					
f <sub>BUS</sub>	Bus and Flash clock	_	25	MHz					
f <sub>FPCK</sub>	Fast peripheral clock	_	100	MHz					
f <sub>NANO</sub>	Nano-edge clock	_	200	MHz					

#### NOTE

When NaneEdge circuit is enabled, the following clock set must be followed:

- 1. NanoEdge clock source must be from the PLL output
- 2. NanoEdge clock must be 2x the fast peripheral clock
- 3. NanoEdge clock must in the range of 164 Mhz ~232 Mhz

## 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

Table 11. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
	Port rise and fall time				3
	Fast slew rate				
	1.71≤ VDD ≤ 2.7 V	_	8	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	7	ns	
	Port rise and fall time				
	Slow slew rate				
	1.71≤ VDD ≤ 2.7 V	_	25	ns	
	2.7 ≤ VDD ≤ 3.6 V	_	15	ns	

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. For high drive pins with high drive enabled, load is 75pF; other pins load (low drive) is 25pF.

## 2.4 Thermal specifications

## 2.4.1 Thermal operating requirements

Table 12. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T <sub>A</sub>	Ambient temperature	-40	105	°C

#### 2.4.2 Thermal attributes

Table 13. Thermal attributes

Board type	Symbol	Description	100 LQFP	64 LQFP	48 LQFP	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	62	64	71	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	49	46	47	°C/W	
Single-layer (1S)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	52	52	58	°C/W	
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	43	39	41	°C/W	
_	R <sub>θJB</sub>	Thermal resistance, junction to board	35	28	24	°C/W	2
_	R <sub>eJC</sub>	Thermal resistance, junction to case	17	15	18	°C/W	3
_	Ψ <sub>JT</sub>	Thermal characterization parameter, junction to package top outside center (natural convection)	3	2	2	°C/W	4

<sup>1.</sup> Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).

<sup>2.</sup> Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.

<sup>3.</sup> Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.

4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

## 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

#### 3.1.1 SWD Electricals

Table 14. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

## 3.1.2 Debug trace timing specifications

Table 15. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
T <sub>cyc</sub>	Clock period	Frequency dependent		MHz
T <sub>wl</sub>	Low pulse width	2	_	ns
T <sub>wh</sub>	High pulse width	2	_	ns
T <sub>r</sub>	Clock and data rise time	_	3	ns
T <sub>f</sub>	Clock and data fall time	_	3	ns
T <sub>s</sub>	Data setup	3	1.5	ns
T <sub>h</sub>	Data hold	2	1.0	ns




Figure 7. TRACE\_CLKOUT specifications




Figure 8. Trace data specifications

#### 3.1.3 JTAG electricals

Table 16. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	25	
	Serial Wire Debug	0	50	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	20	_	ns
	Serial Wire Debug	10	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.0	_	ns
J7	TCLK low to boundary scan output data valid	_	28	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8		ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns

Table 16. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J11	TCLK low to TDO data valid	_	19	ns
J12	TCLK low to TDO high-Z	_	17	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 17. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
	Serial Wire Debug	0	40	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
	Serial Wire Debug	12.5	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	2.0	_	ns
J7	TCLK low to boundary scan output data valid	_	30.6	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.0	_	ns
J11	TCLK low to TDO data valid	_	19.0	ns
J12	TCLK low to TDO high-Z	_	17.0	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 9. Test clock input timing





Figure 10. Boundary scan (JTAG) timing



**Figure 11. Test Access Port timing** 




Figure 12. TRST timing

## 3.2 System modules

There are no specifications necessary for the device's system modules.

#### 3.3 Clock modules

## 3.3.1 MCG specifications

Table 18. MCG specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>	Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C	_	32.768	_	kHz	
f <sub>ints_t</sub>	Internal reference frequency (slow clock) — user trimmed	31.25	_	39.0625	kHz	
$\Delta_{fdco\_res\_t}$	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
Δf <sub>dco_res_t</sub>	Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only	_	± 0.2	± 0.5	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$	Total deviation of trimmed average DCO output frequency over voltage and temperature	_	± 0.5	± 2	%f <sub>dco</sub>	1
Δf <sub>dco_t</sub>	Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C	_		± 1	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>	Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C	_	4	_	MHz	
f <sub>intf_t</sub>	Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external clock minimum frequency — RANGE = 00	(3/5) x f <sub>ints_t</sub>	_	_	kHz	

Table 18. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>loc_high</sub>	Loss of external clock minimum frequency — RANGE = 01, 10, or 11		(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		F	LL				
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) 640 × f <sub>fll ref</sub>	20	20.97	25	MHz	2, 3
		Mid range (DRS=01)  1280 × f <sub>fll_ref</sub>	40	41.94	50	MHz	
		Mid-high range (DRS=10)  1920 × f <sub>fll_ref</sub>	60	62.91	75	MHz	
		High range (DRS=11)  2560 × f <sub>fll ref</sub>	80	83.89	100	MHz	
dco_t_DMX3	DCO output frequency	Low range (DRS=00)  732 × f <sub>fll_ref</sub>	_	23.99	_	MHz	4, 5
		Mid range (DRS=01) 1464 × f <sub>fll_ref</sub>	_	47.97	_	MHz	
		Mid-high range (DRS=10) $2197 \times f_{fil} \text{ ref}$	_	71.99	_	MHz	
		High range (DRS=11)  2929 × f <sub>fll ref</sub>	_	95.98	_	MHz	
J <sub>cyc_fll</sub>	FLL period jitter	III_101		400		ps	
-, - <u>_</u>	• f <sub>DCO</sub> = 48 M • f <sub>DCO</sub> = 98 M		_	180 150	_	·	
t <sub>fll_acquire</sub>	FLL target frequency acquisition time		_	_	1	ms	6
	-	Р	LL				I
f <sub>pll_ref</sub>	PLL reference free	quency range	8	_	16	MHz	
f <sub>vcoclk_2x</sub>	VCO output freque	ency	220	_	480	MHz	
f <sub>vcoclk</sub>	PLL output freque	ncy	110	_	240	MHz	
f <sub>vcoclk_90</sub>	PLL quadrature output frequency		110	_	240	MHz	
I <sub>pll</sub>	PLL operating current  • VCO @ 176 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll ref</sub> = 8 MHz, VDIV multiplier = 22)		_	2.8	_	mA	7
I <sub>pll</sub>	PLL operating current  VCO @ 360 MHz (f <sub>osc_hi_1</sub> = 32 MHz, f <sub>pll ref</sub> = 8 MHz, VDIV multiplier = 45)		_	4.7	_	mA	7
J <sub>cyc_pll</sub>	PLL period jitter (F	RMS)					8
	• f <sub>vco</sub> = 48 MH	łz	_	120	_	ps	
	• f <sub>vco</sub> = 120 M		_	75	_	ps	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)					8

Table 18. MCG specifications (continued)	Table 18.	MCG sr	pecifications	(continued)
--	-----------	--------	---------------	-------------

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• f <sub>vco</sub> = 48 MHz	_	1350	_	ps	
	• f <sub>vco</sub> = 120 MHz	_	600	_	ps	
D <sub>unl</sub>	Lock exit frequency tolerance	± 4.47	_	± 5.97	%	
t <sub>pll_lock</sub>	Lock detector detection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/ f <sub>pll_ref</sub> )	S	9

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco</sub> t) over voltage and temperature should be considered.
- 4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 8. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

#### 3.3.2 Oscillator electrical specifications

## 3.3.2.1 Oscillator DC electrical specifications Table 19. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz	_	300	_	μΑ	
	• 16 MHz	_	950	_	μΑ	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high gain mode (HGO=1)					1
	• 4 MHz	_	400	_	μΑ	

Table 19. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• 8 MHz	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
C <sub>y</sub>	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>		V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$ ,  $C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

## 3.3.2.2 Oscillator frequency specifications Table 20. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	1000	_	ms	3, 4

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

### 3.4 Memories and memory interfaces

#### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	208	1808	ms	1

1. Maximum time based on expectations at cycling end-of-life.

## 3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec4k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_		0.9	ms	1
t <sub>rdonce</sub>	Read Once execution time	_	_	25	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	65	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	280	2100	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.

## 3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

## 3.4.1.4 Reliability specifications

#### Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at  $-40 \,^{\circ}\text{C} \le T_i \le 125 \,^{\circ}\text{C}$ .

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

# 3.6.1 12-bit cyclic Analog-to-Digital Converter (ADC) parameters NOTE

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean+3 $\sigma$ ).

Table 25. 12-bit ADC electrical specifications

Characteristic	Symbol	Min	Тур	Max	Unit
Recommended Operating Conditions					
Supply Voltage <sup>1</sup>	V <sub>DDA</sub>	2.7	3.3	3.6	V
V <sub>refh</sub> Supply Voltage <sup>, 2</sup>	Vrefhx	2.7		$V_{DDA}$	V
ADC Conversion Clock <sup>3</sup>	f <sub>ADCCLK</sub>	0.6		25	MHz
Conversion Range	R <sub>AD</sub>	V <sub>REFL</sub>		V <sub>REFH</sub>	V
Input Voltage Range	V <sub>ADIN</sub>				V
External Reference		$V_{REFL}$		V <sub>REFH</sub>	
Internal Reference		$V_{SSA}$		$V_{DDA}$	
Timing and Power					
Conversion Time	t <sub>ADC</sub>		6		ADC Clock Cycles
ADC Power-Up Time (from adc_pdn)	t <sub>ADPU</sub>		13		ADC Clock Cycles
ADC RUN Current (per ADC block)	I <sub>ADRUN</sub>				mA
<ul> <li>at 600 kHz ADC Clock, LP mode</li> </ul>			1		
• ≤ 8.33 MHz ADC Clock, 00 mode			5.7		
• ≤ 12.5 MHz ADC Clock, 01 mode			10.5		
• ≤ 16.67 MHz ADC Clock, 10 mode			17.7		
<ul> <li>≤ 20 MHz ADC Clock, 11 mode</li> </ul>			22.6		
• ≤ 25 MHz ADC Clock			27.5		
ADC Powerdown Current (adc_pdn enabled)	I <sub>ADPWRDWN</sub>		0.02		μΑ
V <sub>REFH</sub> Current	I <sub>VREFH</sub>		0.001		μΑ
Accuracy (DC or Absolute)					
Integral non-Linearity <sup>4</sup>	INL		+/- 3	+/- 5	LSB <sup>5</sup>
Differential non-Linearity <sup>4</sup>	DNL		+/- 0.6	+/- 0.9	LSB <sup>5</sup>

Characteristic	Symbol	Min	Тур	Max	Unit
Monotonicity					
Offset <sup>6</sup>	V <sub>OFFSET</sub>				LSB <sup>4</sup>
1x gain mode				+/- 25	
2x gain mode				+/- 20	
4x gain mode				+50, -10	
g					
Gain Error	E <sub>GAIN</sub>		0.0002	_	%
AC Specifications <sup>7</sup>					
Signal to Noise Ratio	SNR		59		dB
Total Harmonic Distortion	THD		64		dB
Spurious Free Dynamic Range	SFDR		65		dB
Signal to Noise plus Distortion	SINAD		59		dB
Effective Number of Bits	ENOB		9.1		bits
ADC Inputs					
Input Leakage Current	I <sub>IN</sub>		0	+/-2	μΑ
Input Injection Current 8	I <sub>INJ</sub>			+/-3	mA
Input Capacitance	C <sub>ADI</sub>		4.8		pF

Table 25. 12-bit ADC electrical specifications (continued)


- If the ADC's reference is from V<sub>DDA</sub>: When V<sub>DDA</sub> is below 2.7 V, then the ADC functions, but the ADC specifications are not guaranteed.
- 2. When the input is at the V<sub>refl</sub> level, then the resulting output will be all zeros (hex 000), plus any error contribution due to offset and gain error. When the input is at the V<sub>refh</sub> level, then the output will be all ones (hex FFF), minus any error contribution due to offset and gain error.
- 3. ADC clock duty cycle min/max is 45/55%.

Sampling Capacitor

- 4.  $D_{NL}$  and  $I_{NL}$  conversion accuracy is not guaranteed from  $V_{REFL}$  to  $V_{REFL}$  + 0025 and  $V_{REFH}$  to  $V_{REFH}$ -0025.
- 5. LSB = Least Significant Bit = 0.806 mV at 3.3 V VDDA, x1 Gain Setting
- 6. Offset over the conversion range of 0025 to 4070, with internal/external reference.
- 7. Measured when converting a 1 kHz input Full Scale sine wave.
- 8. The current that can be *injected into* or *sourced from* an unselected ADC input, without affecting the performance of the ADC.

### 3.6.1.1 Equivalent circuit for ADC inputs

The following figure shows the ADC input circuit during sample and hold. S1 and S2 are always opened/closed at non-overlapping phases, and both S1 and S2 operate at the ADC clock frequency. The following equation gives equivalent input impedance when the input is selected.



- 1. Parasitic capacitance due to package, pin-to-pin and pin-to-package base coupling = 1.8pF
- 2. Parasitic capacitance due to the chip bond pad, ESD protection devices and signal routing = 2.04pF
- 3. Sampling capacitor at the sample and hold circuit. Capacitor C1 (4.8pF) is normally disconnected from the input, and is only connected to the input at sampling time.
- 4. S1 and S2 switch phases are non-overlapping and operate at the ADC clock frequency




Figure 13. Equivalent circuit for A/D loading

#### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 26. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, high-speed mode (EN = 1, PMODE = 1)	_	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN = 1, PMODE = 0)	_	_	20	μА
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub>	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	-	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				

Table 26. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
	CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_	_	0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD}$  0.7 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 3. 1 LSB = V<sub>reference</sub>/64




Figure 14. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 0)




Figure 15. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3 \text{ V}$ , PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

## 3.6.3.1 12-bit DAC operating requirements Table 27. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
IL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .

## 3.6.3.2 12-bit DAC operating behaviors Table 28. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	330	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode			1200	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

Table 28. 12-bit DAC operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08)  • High-speed mode  • Low speed mode	_	1	5	μѕ	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = 3 kΩ)	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV with  $V_{DDA} > 2.4 \ V$
- 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 16. Typical INL error vs. digital code




Figure 17. Offset at half scale vs. temperature

### 3.7 Timers

See General switching specifications.

# 3.8 Enhanced NanoEdge PWM characteristics

Table 29. NanoEdge PWM timing parameters - 100 Mhz operating frequency

Characteristic	Symbol	Min.	Тур.	Max.	Unit
PWM clock frequency			100		MHz
NanoEdge Placement (NEP) Step Size <sup>1</sup> , <sup>2</sup>	pwmp		312		ps

Table 29. NanoEdge PWM timing parameters - 100 Mhz operating frequency (continued)

Characteristic	Symbol	Min.	Тур.	Max.	Unit
Delay for fault input activating to PWM output deactivated		1			ns
Power-up Time <sup>3</sup>	t <sub>pu</sub>		25		μs

- 1. Reference 100 MHz in NanoEdge Placement mode.
- 2. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 3. Powerdown to NanoEdge mode transition.

Table 30. NanoEdge PWM timing parameters - 84 Mhz operating frequency

Characteristic	Symbol	Min.	Тур.	Max.	Unit
PWM clock frequency			84		MHz
NanoEdge Placement (NEP) Step Size <sup>1</sup> , <sup>2</sup>	pwmp		372		ps
Delay for fault input activating to PWM output deactivated		1			ns
Power-up Time <sup>3</sup>	t <sub>pu</sub>		30		μs

- 1. Reference 84 MHz in NanoEdge Placement mode.
- 2. Temperature and voltage variations do not affect NanoEdge Placement step size.
- 3. Powerdown to NanoEdge mode transition.

### 3.9 Communication interfaces

### 3.9.1 SPI (DSPI) switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

#### NOTE

#### **Fast pads:**

SIN: PTE19SOUT: PTE18SCK: PTE17PCS: PTE16

### Open drain pads:

SIN: PTC7SOUT: PTC6

Table 31. Master mode DSPI timing for normal pads (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn to DSPI_SCK output valid	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn output hold	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

Table 32. Master mode DSPI timing for fast pads (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	37.5	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn to DSPI_SCK output valid	(t <sub>BUS</sub> x 2) –		ns	1
DS4	DSPI_SCK to DSPI_PCSn output hold	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	13	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The delay is programmable in  $SPIx\_CTARn[PSSCK]$  and  $SPIx\_CTARn[CSSCK]$ .

Table 33. Master mode DSPI timing for open drain pads (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

Table 33. Master mode DSPI timing for open drain pads (limited voltage range) (continued)

Num	Description	Min.	Max.	Unit	Notes
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn to DSPI_SCK output valid	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn output hold	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	15.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-3	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The delay is programmable in  $SPIx\_CTARn[PSSCK]$  and  $SPIx\_CTARn[CSSCK]$ .
- 2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 18. DSPI classic SPI timing — master mode

Table 34. Slave mode DSPI timing for normal pads (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	21	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	15	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	15	ns

Table 35. Slave mode DSPI timing for fast pads (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		25	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	17	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	11	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	11	ns

Table 36. Slave mode DSPI timing for open drain pads (limited voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation		12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	28	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	22	ns




Figure 19. DSPI classic SPI timing — slave mode

### 3.9.2 SPI (DSPI) switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

#### **NOTE**

#### Fast pads:

SIN: PTE19SOUT: PTE18SCK: PTE17PCS: PTE16

### **Open drain pads:**

SIN: PTC7SOUT: PTC6

Table 37. Master mode DSPI timing for normal pads (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	18.75	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

<sup>3.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

Table 38. Master mode DSPI timing fast pads (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	17	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

Table 39. Master mode DSPI timing open drain pads (full voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	18.75	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	26	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-7.8	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

<sup>3.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

<sup>3.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 20. DSPI classic SPI timing — master mode

Table 40. Slave mode DSPI timing for normal pads (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	12.5	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	27.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.5	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	22	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	22	ns

Table 41. Slave mode DSPI timing for fast pads (full voltage range)

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	18.75	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	20.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.5	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	15	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	15	ns

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	9.375	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	43.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.5	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	38	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	38	ns

Table 42. Slave mode DSPI timing for open drain pads (full voltage range)




Figure 21. DSPI classic SPI timing — slave mode

## 3.9.3 I<sup>2</sup>C

See General switching specifications.

### 3.9.4 **UART**

See General switching specifications.

# 3.10 Kinetis Motor Suite (KMS)

#### **Dimensions**

Kinetis Motor Suite is a bundled software solution that enables the rapid configuration of motor drive systems, and accelerates development of the final motor drive application.

Several members of the KV4x family are enabled with Kinetis Motor Suite. The enabled devices can be identified within the orderable part numbers in KMS Orderable part numbers summary. For more information, see Kinetis Motor Suite User's Guide (KMS100UG) and Kinetis Motor Suite API Reference Manual (KMS100RM).

#### **NOTE**

To find the associated resource, go to http://www.nxp.com and perform a search using the Document ID.

### 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W

### 5 Pinout

## 5.1 KV4x Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

100 LQFP	64 LQFP	48 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	-	PTE0/ CLKOUT32K	ADCB_CH6f	ADCB_CH6f	PTE0/ CLKOUT32K		UART1_TX	XBAR0_ OUT10	XBAR0_IN11		
2	2	_	PTE1/ LLWU_P0	ADCB_CH7f	ADCB_CH7f	PTE1/ LLWU_P0		UART1_RX	XBAR0_ OUT11	XBAR0_IN7		
3	-	-	PTE2/ LLWU_P1	ADCB_CH6g	ADCB_CH6g	PTE2/ LLWU_P1		UART1_ CTS_b				
4	-	-	PTE3	ADCB_CH7g	ADCB_CH7g	PTE3		UART1_ RTS_b				
5	_	_	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2						
6	_	_	PTE5	DISABLED		PTE5					FTM3_CH0	
7	_	_	PTE6/ LLWU_P16	DISABLED		PTE6/ LLWU_P16					FTM3_CH1	
8	3	1	VDD	VDD	VDD							
9	4	2	VSS	VSS	VSS							
10	5	3	PTE16	ADCA_CH0	ADCA_CH0	PTE16	SPI0_PCS0	UART1_TX	FTM_CLKIN0		FTM0_FLT3	
11	6	4	PTE17/ LLWU_P19	ADCA_CH1	ADCA_CH1	PTE17/ LLWU_P19	SPI0_SCK	UART1_RX	FTM_CLKIN1		LPTMR0_ ALT3	
12	7	5	PTE18/ LLWU_P20	ADCB_CH0	ADCB_CH0	PTE18/ LLWU_P20	SPI0_SOUT	UART1_ CTS_b	I2C0_SDA			
13	8	6	PTE19	ADCB_CH1	ADCB_CH1	PTE19	SPI0_SIN	UART1_ RTS_b	12C0_SCL		CMP3_OUT	
14	_	_	ADCA_CH6a	ADCA_CH6a	ADCA_CH6a							
15	_	_	ADCA_CH7a	ADCA_CH7a	ADCA_CH7a							
16	_	7	PTE20	ADCA_CH6b	ADCA_CH6b	PTE20		FTM1_CH0	UARTO_TX			
17	_	8	PTE21	ADCA_CH7b	ADCA_CH7b	PTE21		FTM1_CH1	UARTO_RX			
18	9	_	ADCA_CH2	ADCA_CH2	ADCA_CH2							
19	10	-	ADCA_CH3	ADCA_CH3	ADCA_CH3							
20	11	_	ADCA_CH6c	ADCA_CH6c	ADCA_CH6c							
21	12	_	ADCA_CH7c	ADCA_CH7c	ADCA_CH7c							
22	13	9	VDDA	VDDA	VDDA							
23	14	10	VREFH	VREFH	VREFH							
24	15	11	VREFL	VREFL	VREFL							
25	16	12	VSSA	VSSA	VSSA							
26	17	13	PTE29	ADCA_CH4/ CMP1_IN5/ CMP0_IN5	ADCA_CH4/ CMP1_IN5/ CMP0_IN5	PTE29		FTM0_CH2		FTM_CLKIN0		
27	18	14	PTE30	DAC0_OUT/ CMP1_IN3/ ADCA_CH5	DACO_OUT/ CMP1_IN3/ ADCA_CH5	PTE30		FTM0_CH3		FTM_CLKIN1		
28	19	-	ADCA_CH6d/ CMP0_IN4/ CMP2_IN3	ADCA_CH6d/ CMP0_IN4/ CMP2_IN3	ADCA_CH6d/ CMP0_IN4/ CMP2_IN3							
29	_	_	VSS	VSS	VSS							

100 LQFP	64 LQFP	48 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
30	_	_	VDD	VDD	VDD							
31	20	15	PTE24	ADCB_CH4	ADCB_CH4	PTE24	CAN1_TX	FTM0_CH0	XBAR0_IN2	I2C0_SCL	EWM_OUT_b	XBAR0_ OUT4
32	21	16	PTE25/ LLWU_P21	ADCB_CH5	ADCB_CH5	PTE25/ LLWU_P21	CAN1_RX	FTM0_CH1	XBAR0_IN3	I2C0_SDA	EWM_IN	XBAR0_ OUT5
33	_	_	PTE26	DISABLED		PTE26						
34	22	17	PTA0	JTAG_TCLK/ SWD_CLK		PTA0	UARTO_ CTS_b/ UARTO_ COL_b	FTM0_CH5	XBAR0_IN4	EWM_IN		JTAG_TCLK/ SWD_CLK
35	23	18	PTA1	JTAG_TDI		PTA1	UARTO_RX	FTM0_CH6	CMP0_OUT		FTM1_CH1	JTAG_TDI
36	24	19	PTA2	JTAG_TDO/ TRACE_ SWO		PTA2	UART0_TX	FTM0_CH7	CMP1_OUT		FTM1_CH0	JTAG_TDO/ TRACE_ SWO
37	25	20	PTA3	JTAG_TMS/ SWD_DIO		PTA3	UARTO_ RTS_b	FTM0_CH0	XBAR0_IN9	EWM_OUT_b	FLEXPWMA_ A0	JTAG_TMS/ SWD_DIO
38	26	21	PTA4/ LLWU_P3	NMI_b		PTA4/ LLWU_P3		FTM0_CH1	XBAR0_IN10	FTM0_FLT3	FLEXPWMA_ B0	NMI_b
39	27	-	PTA5	DISABLED		PTA5		FTM0_CH2		CMP2_OUT		JTAG_TRST_ b
40	_	22	VDD	VDD	VDD							
41	_	23	VSS	VSS	VSS							
42	28	-	PTA12	CMP2_IN0	CMP2_IN0	PTA12	CAN0_TX	FTM1_CH0				FTM1_QD_ PHA
43	29	_	PTA13/ LLWU_P4	CMP2_IN1	CMP2_IN1	PTA13/ LLWU_P4	CAN0_RX	FTM1_CH1				FTM1_QD_ PHB
44	_	_	PTA14	CMP3_IN0	CMP3_IN0	PTA14	SPI0_PCS0	UARTO_TX				
45	_	_	PTA15	CMP3_IN1	CMP3_IN1	PTA15	SPI0_SCK	UARTO_RX				
46	_	_	PTA16	CMP3_IN2	CMP3_IN2	PTA16	SPI0_SOUT	UARTO_ CTS_b/ UARTO_ COL_b				
47	-	-	PTA17	ADCA_CH7e	ADCA_CH7e	PTA17	SPI0_SIN	UARTO_ RTS_b				
48	30	_	VDD	VDD	VDD							
49	31	_	VSS	VSS	VSS							
50	32	24	PTA18	EXTAL0	EXTAL0	PTA18	XBAR0_IN7	FTM0_FLT2	FTM_CLKIN0	XBAR0_ OUT8	FTM3_CH2	
51	33	25	PTA19	XTAL0	XTAL0	PTA19	XBAR0_IN8	FTM1_FLT0	FTM_CLKIN1	XBAR0_ OUT9	LPTMR0_ ALT1	
52	34	26	RESET_b	RESET_b	RESET_b							
53	35	27	PTB0/ LLWU_P5	ADCB_CH2	ADCB_CH2	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA	UARTO_RX
54	36	28	PTB1	ADCB_CH3	ADCB_CH3	PTB1	I2C0_SDA	FTM1_CH1	FTM0_FLT2	EWM_IN	FTM1_QD_ PHB	UARTO_TX

100	64	48	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
LQFP	LQFP	LQFP										
55	37	29	PTB2	ADCA_CH6e/ CMP2_IN2	ADCA_CH6e/ CMP2_IN2	PTB2	I2C0_SCL	UARTO_ RTS_b	FTM0_FLT1		FTM0_FLT3	
56	38	30	PTB3	ADCB_CH7e/ CMP3_IN5	ADCB_CH7e/ CMP3_IN5	PTB3	I2C0_SDA	UARTO_ CTS_b/ UARTO_ COL_b			FTM0_FLT0	
57	_	_	PTB9	DISABLED		PTB9						
58	_	_	PTB10	ADCB_CH6a	ADCB_CH6a	PTB10					FTM0_FLT1	
59	_	_	PTB11	ADCB_CH7a	ADCB_CH7a	PTB11					FTM0_FLT2	
60	_	_	VSS	VSS	VSS							
61	_	_	VDD	VDD	VDD							
62	39	31	PTB16	DISABLED		PTB16		UARTO_RX	FTM_CLKIN2	CAN0_TX	EWM_IN	XBAR0_IN5
63	40	32	PTB17	DISABLED		PTB17		UARTO_TX	FTM_CLKIN1	CAN0_RX	EWM_OUT_b	
64	41	_	PTB18	DISABLED		PTB18	CAN0_TX		FTM3_CH2			
65	42	_	PTB19	DISABLED		PTB19	CAN0_RX		FTM3_CH3			
66	-	_	PTB20	DISABLED		PTB20				FLEXPWMA_ X0	CMP0_OUT	
67	-	_	PTB21	DISABLED		PTB21				FLEXPWMA_ X1	CMP1_OUT	
68	-	_	PTB22	DISABLED		PTB22				FLEXPWMA_ X2	CMP2_OUT	
69	-	-	PTB23	DISABLED		PTB23		SPI0_PCS5		FLEXPWMA_ X3	CMP3_OUT	
70	43	33	PTC0	ADCB_CH6b	ADCB_CH6b	PTC0	SPI0_PCS4	PDB0_ EXTRG			FTM0_FLT1	SPI0_PCS0
71	44	34	PTC1/ LLWU_P6	ADCB_CH7b	ADCB_CH7b	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0	FLEXPWMA_ A3	XBAR0_IN11	
72	45	35	PTC2	ADCB_CH6c/ CMP1_IN0	ADCB_CH6c/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1	FLEXPWMA_ B3	XBAR0_IN6	
73	46	36	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	FTM3_FLT0	
74	47	_	VSS	VSS	VSS							
75	48	_	VDD	VDD	VDD							
76	49	37	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	
77	50	38	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	XBAR0_IN2		CMP0_OUT	FTM0_CH2
78	51	39	PTC6/ LLWU_P10	CMP2_IN4/ CMP0_IN0	CMP2_IN4/ CMP0_IN0	PTC6/ LLWU_P10	SPI0_SOUT	PDB0_ EXTRG	XBAR0_IN3	UARTO_RX	XBAR0_ OUT6	I2C0_SCL
79	52	40	PTC7	CMP3_IN4/ CMP0_IN1	CMP3_IN4/ CMP0_IN1	PTC7	SPI0_SIN		XBAR0_IN4	UART0_TX	XBAR0_ OUT7	I2C0_SDA
80	53	-	PTC8	ADCB_CH7c/ CMP0_IN2	ADCB_CH7c/ CMP0_IN2	PTC8		FTM3_CH4				
81	54	_	PTC9	ADCB_CH6d/ CMP0_IN3	ADCB_CH6d/ CMP0_IN3	PTC9		FTM3_CH5				

#### **Pinout**

100 LQFP	64 LQFP	48 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
82	55	_	PTC10	ADCB_CH7d	ADCB_CH7d	PTC10		FTM3_CH6				
83	56	ı	PTC11/ LLWU_P11	ADCB_CH6e	ADCB_CH6e	PTC11/ LLWU_P11		FTM3_CH7				
84	_	_	PTC12	DISABLED		PTC12			FTM_CLKIN0		FTM3_FLT0	
85	_	1	PTC13	DISABLED		PTC13			FTM_CLKIN1			
86	-	ı	PTC14	DISABLED		PTC14		I2C0_SCL				
87	_	I	PTC15	DISABLED		PTC15		I2C0_SDA				
88	_	I	VSS	VSS	VSS							
89	_	1	VDD	VDD	VDD							
90	_	1	PTC16	DISABLED		PTC16	CAN1_RX					
91	_	-	PTC17	DISABLED		PTC17	CAN1_TX					
92	_	_	PTC18	DISABLED		PTC18						
93	57	41	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0		FTM3_CH0	FTM0_CH0	FLEXPWMA_ A0	
94	58	42	PTD1	ADCA_CH7f	ADCA_CH7f	PTD1	SPI0_SCK		FTM3_CH1	FTM0_CH1	FLEXPWMA_ B0	
95	59	43	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_SOUT		FTM3_CH2	FTM0_CH2	FLEXPWMA_ A1	I2C0_SCL
96	60	44	PTD3	DISABLED		PTD3	SPI0_SIN		FTM3_CH3	FTM0_CH3	FLEXPWMA_ B1	I2C0_SDA
97	61	45	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_ RTS_b	FTM0_CH4	FLEXPWMA_ A2	EWM_IN	SPI0_PCS0
98	62	46	PTD5	ADCA_CH6g	ADCA_CH6g	PTD5	SPI0_PCS2	UARTO_ CTS_b/ UARTO_ COL_b	FTM0_CH5	FLEXPWMA_ B2	EWM_OUT_b	SPI0_SCK
99	63	47	PTD6/ LLWU_P15	ADCA_CH7g	ADCA_CH7g	PTD6/ LLWU_P15	SPI0_PCS3	UARTO_RX	FTM0_CH6	FTM1_CH0	FTM0_FLT0	SPI0_SOUT
100	64	48	PTD7	DISABLED		PTD7		UARTO_TX	FTM0_CH7	FTM1_CH1	FTM0_FLT1	SPI0_SIN

# 5.2 Pinout diagrams

The following diagrams show pinouts for the packages. For each pin, the diagrams show the default function. However, many signals may be multiplexed onto a single pin.




Figure 22. 100-pin LQFP




Figure 23. 64-pin LQFP




Figure 24. 48-pin LQFP

# 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.nxp.com and perform a part number search for the MKV4x device numbers.

### 7 Part identification

### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q KV## A FFF T PP CC S N

### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>
KV##	Kinetis family	• KV42 • KV44 • KV46
A	Key attribute	F = Cortex-M4 w/ DSP and FPU
FFF	Program flash memory size	<ul> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> </ul>
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	<ul> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	• 16 = 168 MHz

Field	Description	Values
S	Software type	<ul><li>P = KMS-PMSM and BLDC</li><li>(Blank) = Not software enabled</li></ul>
N	Packaging type	<ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>

### 7.4 Example

This is an example part number:

MKV46F256VLL16

# 8 Terminology and guidelines

## 8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

### 8.1.1 Example

This is an example of an operating requirement:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	0.9	1.1	V

## 8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

### 8.2.1 Example

This is an example of an operating behavior:

Symbol	Description	Min.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/ pulldown current	10	130	μΑ

### 8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

### 8.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

### 8.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

### **8.4.1 Example**


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	1.0 V core supply voltage	-0.3	1.2	V

## 8.5 Result of exceeding a rating



## 8.6 Relationship between ratings and operating requirements



## 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

• Never exceed any of the chip's ratings.

#### Terminology and guidelines

- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

### 8.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


### 8.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

### 8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



# 8.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	3.3 V supply voltage	3.3	V

# 9 Revision history

The following table provides a revision history for this document.

Table 43. Revision history

Rev. No.	Date	Substantial Changes
0	7/2014	Initial NDA release.
1	2/2015	<ul> <li>Added information about 48 LQFP package in the following sections:</li> <li>Ordering information</li> <li>Fields</li> </ul>

Table 43. Revision history (continued)

Rev. No.	Date	Substantial Changes
		Obtaining package dimensions     Pinout
		<ul> <li>In table "Power consumption operating behaviors", removed the text "Maximum core fequency of 150 Mhz" from note for I<sub>DDA</sub>.</li> <li>In table "Typical device clock specifications", removed information about High Speed run mode.</li> </ul>
2	8/2015	Updated instances of operating frequency from 150 MHz to 168 Mhz  Changed document number from "KV4XP100M150" to "KV4XP100M168" due to the change in operating frequency Part numbers ending with "15" changed to ending with "16" Removed instances of MKV45, MKV43, and MKV40 part numbers  Updated MKV41 part numbers to MKV42 Added part numbers MKV44F256VLL16 and MKV44F256VLH16 Updated table "Orderable part numbers summary" In table Recommended Operating Conditions:  Updated minimum digital supply voltage to 1.71 V Added footnote numbers 2 and 3 Removed rows for I <sub>OH</sub> , I <sub>OL</sub> , N <sub>F</sub> , T <sub>R</sub> , and t <sub>FLRET</sub> Updated table Voltage and current operating behaviors Updated table Power mode transition operating behaviors Updated table Power consumption operating behaviors Updated table EMC radiated emissions operating behaviors Updated table Thermal attributes Updated table Thermal attributes Updated the PLL section of table MCG specifications Updated tersall value in table Flash timing specifications Updated I <sub>DDA</sub> DACL P and I <sub>DDA</sub> DACH P values in table 12-bit DAC operating behaviors Updated the pinouts Added section Enhanced NanoEdge PWM characteristics
3	06/2016	<ul> <li>Changed occurences of Freescale to NXP</li> <li>In the features list, added a section for "Kinetis Motor Suite"</li> <li>Added section Kinetis Motor Suite (KMS)</li> <li>In table 12-bit ADC electrical specifications, changed typical value of ENOB from 9.5 to 9.1</li> </ul>

#### How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <a href="mailto:nxp.com/SalesTermsandConditions">nxp.com/SalesTermsandConditions</a>.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2014-2016 NXP B.V.

Document Number KV4XP100M168 Revision 3, 06/2016



