| Symbol | Quantity | Finished Hole Size | Plated | Hole Type | Drill Layer Pair | Hole Tolerance |
|---|---|---|---|---|---|---|
| | 26 | 7.87mil (0.200mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 96 | 14.00mil (0.356mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 281 | 15.00mil (0.381mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 513 | 16.00mil (0.406mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 7 | 32.00mil (0.813mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 3 | 33.47mil (0.850mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 2 | 39.37mil (1.000mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 11 | 40.00mil (1.016mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 3 | 40.16mil (1.020mm) | PTH | Round | Top Layer - Bottom Layer | +/-1.97mil |
| | 5 | 47.24mil (1.200mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 5 | 51.18mil (1.300mm) | PTH | Round | Top Layer - Bottom Layer | +/-3.94mil |
| | 4 | 51.18mil (1.300mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 4 | 125.98mil (3.200mm) | PTH | Round | Top Layer - Bottom Layer | |
| | 2 | 23.62mil (0.600mm) | PTH | Slot | Top Layer - Bottom Layer | |
| | 962 Total | | | | | |

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout




| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|---|---|---|---|---|---|
| 1 | Top Overlay | | | | |
| 2 | Top Solder | Solder Resist | 0.40mil | 3.5 | |
| 3 | Top Layer | Copper | 2.80mil | | |
| 4 | Dielectric 1 | FR-4 | 8.00mil | 4.2 | |
| 5 | Signal Layer 1 | Copper | 1.40mil | | |
| 6 | Dielectric 2 | FR-4 | 40.00mil | 4.2 | |
| 7 | Signal Layer 2 | Copper | 1.40mil | | |
| 8 | Dielectric 3 | FR-4 | 8.00mil | 4.2 | |
| 9 | Bottom Layer | Copper | 2.80mil | | |
| 10 | Bottom Solder | Solder Resist | 0.40mil | 3.5 | |
| 11 | Bottom Overlay | | | | |

DESIGN INFORMATION

MIN. TRACK WIDTH: 8 MIL
MIN. CLEARANCE: 0.2 mm
MIN. VIA PAD SIZE: 24 MIL
MINIMUM ANNULAR RING 0.05mm (2MIL) EXTERNAL
PER IPC-D-275 CLASS 2 LEVEL C
REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL
HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL

MATERIAL:
[ ] FR-408 [X] FR-4 High Tg [ ] OTHER
THICKNESS: [X] 62 MIL (1.6mm) +/-10% [ ] OTHER
TOLERANCE: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-
BOW & TWIST: [X] ANSI IPC-6012 TYPE 3 CLASS 2
[ ] OTHER +/-

DRILLING:
REFERENCE: [X] AS SHOWN [X] NC_DRILL FILES
PTH COPPER THICKNESS: [X] 20-30 um [ ] OTHER

BOARD FINISH:
SILKSCREEN: [X] TOP [X] BOTTOM
SILKSCREEN COLOR: [X] WHITE [ ] OTHER
SOLDER RESIST COLOR: [X] GREEN [ ] OTHER
[X] MATTE [ ] SEMI-GLOSS

SURFACE FINISH: [X] IMMERSION GOLD (ENIG) [ ] ENEPIG
[ ] IMM. TIN/SILVER OR EQUIV [ ] OTHER

ARRAY/PANEL: [ ] CUT AND TRIM PER M1 BOARD OUTLINE
[ ] N.C. ROUTE [X] V. SCORE

CERTIFICATION: MATERIALS AND WORKMANSHIP FOR ALL PCBS TO MEET OR EXCEED THE REQUIREMENTS OF:
[X] ANSI IPC-A-600F CLASS -> [ ] 1 [X] 2 [ ] 3
[X] RoHS [ ] OTHER PER ORDER

ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.
PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER

ADDITIONAL REQUIREMENTS:
MICROSECTION: [ ] YES
BARE BOARD ELEC. TEST: [ ] NONE [X] REQUIRED [ ] PER ORDER

TEXAS INSTRUMENTS

PROJECT TITLE: DRV8350X 3-Phase Smart Gate Driver EVM
DESIGNED FOR: Public Release
FILE NAME: MD015A.PcbDoc

| | | | |
|---|---|---|---|
| ALL ARTWORK VIEWED FROM TOP SIDE | BOARD #: MD015 | REV: A | SVN REV: Not In VersionControl |
| LAYER NAME = [illegible]ions | TID #: N/A | | |
| PLOT NAME = Fabrication Drawing | GENERATED : 12/2/2018 7:28:21 PM | TEXAS INSTRUMENTS | |

Texas Instruments (TI) and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. TI and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. TI and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

ENGINEER: Hector Hernandez
LAYOUT BY: Hector Hernandez
SCALE: 1.00
ALTIUM DESIGNER VERSION: 18.1.9.240