

IRFS4010PbF IRFSL4010PbF


HEXFET® Power MOSFET

Applications


- High Efficiency Synchronous Rectification in SMPS
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free



V _{DSS}		100V
R _{DS(on)}	typ.	3.9m $Ω$
	max.	4.7m $Ω$
I _D		180A



G	D	S
Gate	Drain	Source

Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, V _{GS} @ 10V	180	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	127	А
I _{DM}	Pulsed Drain Current ①	720	
P _D @T _C = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
dv/dt	Peak Diode Recovery ③	31	V/ns
T_J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300	
	(1.6mm from case)		

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ©	318	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b,	Α
E _{AR}	Repetitive Avalanche Energy ®		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ® ®		0.40	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑦		40	C/VV

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100	_		V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I _D = 5mA①
R _{DS(on)}	Static Drain-to-Source On-Resistance		3.9	4.7	mΩ	$V_{GS} = 10V, I_D = 106A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	2.0		4.0	٧	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
I _{DSS}	Drain-to-Source Leakage Current			20		$V_{DS} = 100V, V_{GS} = 0V$
				250	μA	$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100	IIA	V _{GS} = -20V
R _{G(int)}	Internal Gate Resistance		2.0		Ω	

Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	189			S	$V_{DS} = 25V, I_{D} = 106A$
Q_g	Total Gate Charge		143	215		$I_D = 106A$
Q_{gs}	Gate-to-Source Charge		38		nC	$V_{DS} = 50V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		50		nc	V _{GS} = 10V ④
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		93			$I_D = 106A, V_{DS} = 0V, V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		21			$V_{DD} = 65V$
t _r	Rise Time		86		no	I _D = 106A
t _{d(off)}	Turn-Off Delay Time		100		ns	$R_G = 2.7\Omega$
t _f	Fall Time		77			V _{GS} = 10V ④
C _{iss}	Input Capacitance		9575			$V_{GS} = 0V$
C _{oss}	Output Capacitance		660			$V_{DS} = 50V$
C _{rss}	Reverse Transfer Capacitance		270		рF	f = 1.0MHz See Fig.5
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)®		757			V _{GS} = 0V, V _{DS} = 0V to 80V © See Fig.11
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)®		1112			$V_{GS} = 0V$, $V_{DS} = 0V$ to $80V$ \bigcirc

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			180		MOSFET symbol
	(Body Diode)			160	٨	showing the
I _{SM}	Pulsed Source Current			720	A	integral reverse
	(Body Diode) ①			120		p-n junction diode.
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 106A, V_{GS} = 0V $ ④
t _{rr}	Reverse Recovery Time		72		no	$T_J = 25^{\circ}C$ $V_R = 85V$,
			81		ns	$T_J = 125^{\circ}C$ $I_F = 106A$
Q _{rr}	Reverse Recovery Charge		210		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s @
			268			$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current		5.3		Α	$T_J = 25^{\circ}C$
t _{on}	Forward Turn-On Time	Intrins	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting T_{J} = 25°C, L = 0.057mH R_{G} = 25 Ω , I_{AS} = 106A, V_{GS} =10V. Part not recommended for use above this value .
- 4 Pulse width \leq 400 μ s; duty cycle \leq 2%.

- $\mbox{\ @}\ C_{oss}$ eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{DSS}.$
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering echniques refer to application note #AN-994.

2 www.irf.com




Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage www.irf.com




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage



T_C, Case Temperature (°C) **Fig 9.** Maximum Drain Current vs.

Case Temperature



 $V_{DS,}$ Drain-to-Source Voltage (V) Fig 11. Typical C_{OSS} Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. DrainCurrent www.irf.com




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. $P_{D (ave)}$ = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av =} Average time in avalanche.

 $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D \text{ (ave)}} &= 1/2 \text{ (} 1.3 \cdot \text{BV} \cdot \text{I}_{av} \text{)} = \triangle \text{T/ } Z_{thJC} \\ I_{av} &= 2\triangle \text{T/ [} 1.3 \cdot \text{BV} \cdot Z_{th} \text{]} \\ E_{AS \text{ (AR)}} &= P_{D \text{ (ave)}} \cdot t_{av} \end{split}$$




Fig 16. Threshold Voltage vs. Temperature




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 17 - Typical Recovery Current vs. di_f/dt




Fig. 19 - Typical Stored Charge vs. dif/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms





Fig 24b. Gate Charge Waveform

IRFS/SL4010PbF

International IOR Rectifier

TO-262 Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1, DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- O.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

S Y M	DIMENSIONS						
B	MILLIM	ETERS	ETERS INCHES				
L	MIN.	MAX.	MIN.	MAX.	NOTES		
Α	4.06	4.83	.160	.190			
A1	2.03	3.02	.080	.119			
b	0.51	0.99	.020	.039			
b1	0.51	0.89	.020	.035	5		
b2	1,14	1.78	.045	.070			
b3	1,14	1.73	.045	.068	5		
С	0.38	0.74	.015	.029			
c1	0.38	0.58	.015	.023	5		
c2	1,14	1,65	.045	.065			
D	8,38	9,65	.330	.380	3		
D1	6.86	-	.270	-	4		
Ε	9.65	10.67	.380	.420	3,4		
E1	6.22		.245		4		
е	2,54	BSC	.100				
L	13.46	14.10	.530	.555			
L1	-	1.65	-	.065	4		
L2	3.56	3,71	.140	.146			

LEAD ASSIGNMENTS

<u>HEXFET</u>

- 2.- DRAIN
- 3.- SOURCE 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
 2.- COLLECTOR
 3.- EMITTER
 4.- COLLECTOR


TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"




OR




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/


D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)









NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND C1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S		N				
Мвог	MILLIM	ETERS	INC	INCHES		
O L	MIN.	MAX.	MIN.	MAX.	O T E S	
Α	4.06	4.83	.160	.190		
A1	0.00	0.254	.000	.010		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1,14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
С	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	-	.270		4	
Ε	9.65	10.67	.380	.420	3,4	
E1	6.22	-	.245		4	
е	2.54	BSC	.100	BSC		
Н	14.61	15,88	.575	.625		
L	1.78	2.79	.070	.110		
L1	_	1.65	-	.066	4	
L2	1.27	1.78	-	.070		
L3	0.25	BSC	.010 BSC		1	
L4	4.78	5.28	.188	.208	1	

LEAD ASSIGNMENTS

HEXFET

1.- GATE
2. 4.- DRAIN
3.- SOURCE

IGBTs, CoPACK

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

DIODES

1.- ANODE *
2, 4.- CATHODE
3.- ANODE

* PART DEPENDENT.


D²Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH

LOT CODE 8024

ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"


Note: "P" in assembly line position indicates "Lead — Free"







D²Pak (TO-263AB) Tape & Reel Information

Dimensions are shown in millimeters (inches)







NOTES:

- 1. COMFORMS TO EIA-418.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION MEASURED @ HUB. 3
- INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 101N.Sepulveda blvd, El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

IRFS4010TRLPBF IRFSL4010PBF IRFS4010PBF IRFS4010TRRPBF