



K1/K2/K3 connection is not actually NC. This symbol used was released by Cypress which has K1/K2/K3 as NC. But the x6/x7 and xA/x8 claim different outputs here from the switching reg. As we are not using the switching reg we choose to ignore these.

BGA is 0.65mm spacing, but the breakout done with 5 mil trace/space and 0.3mm drill vias to make PCB fab easier, limits usage of pins to outer two rows + some of the inner balls.

Title: **CW308T-PSoc62 Microcontroller**

Approved: NO

Rev: 01

Project: **PSoc62 Target**

License: GPL

Date: 2019-07-11

Time: 4:55:09 PM

Sheet1 of 2

Copyright © NewAE Technology Inc. NewAE.com

File: CW308T_PSoC62_MCU.SchDoc



XIN on P12, which uses VCCIO0. For E-Fuse VCCIO0 must be 2.5V. Divide clock here to keep XIN within 2.5V logic level range.

