4 output channels (only CH1 shown) LVPECL delay line Output driver Isolation Output 1 SY89295 LVPECL flip-flop AD8009 MOS LEMO-01 100EP29 switch coarse pulses OV/OC/SC Q protection CLK adjusted CLK • pulses delay line calibration fine delay adjustment 125 MHz output stage clock 125 MHz I/O FPGA 125 MHz reference expander 125 MHz copy of TDC start signal 125 / 16 MHz Low pin count FMC connector AD9516-4 **PLL** Timebase adjustment TDC start & White Rabbit sync DSTART 125 / 16 MHz ADDR 28 DATA Ref 125 / 4 MHz TDC reference input REFCLK **ACAM TDC-GPX** 25 MHz VCTCXO CS RD Time to Digital **TSTART** converter WR **Trigger input FET EMPTY** LEMO-01 switch START\_DIS **TSTOP** STOP\_DIS OV/OC DSTOP protection FPGA trigger (to coarse timestamper) Internal calibration pulses Programmable I2C,OneWire Timestamper 50 ohm termination Config Temp. sensor **EEPROM** and unique ID