

ETR0201\_013a

Low Voltage Detectors ( $V_{DF}$ = 0.8V $\sim$ 1.5V) Standard Voltage Detectors ( $V_{DF}$  1.6V $\sim$ 6.0V)

## **■**GENERAL DESCRIPTION

The XC61C series are highly precise, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-channel open drain output configurations are available.

#### ■ APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors

### **■**FEATURES

Highly Accurate : ± 2%

 $\begin{array}{c} :\pm\,1\% (\text{Standard Voltage VD:}\,2.6\text{V}\!\!\sim\!\!5.0\text{V}) \\ \textbf{Low Power Consumption} : 0.7\,\mu\,\text{A} \ (\text{TYP.}) \ [\text{VI}_\text{N}\!\!=\!\!1.5\text{V}] \\ \textbf{Detect Voltage Range} : 0.8\text{V} \sim 6.0\text{V} \ \text{in } 0.1\text{V} \ \text{increments} \\ \textbf{Operating Voltage Range} : 0.7\text{V} \sim 6.0\text{V} \ (\text{Low Voltage}) \\ 0.7\text{V} \sim 10.0\text{V} \ (\text{Standard Voltage}) \\ \end{array}$ 

Detect Voltage Temperature Characteristics : ±100ppm/°C (TYP.)


Output Configuration : N-channel open drain or CMOS

Packages : SSOT-24 SOT-23


SOT-23 SOT-89 TO-92


Environmentally Friendly: EU RoHS Compliant, Pb Free

#### **■TYPICAL APPLICATION CIRCUITS**





### ■TYPICAL PERFORMANCE CHARACTERISTICS







## **■PIN CONFIGURATION**









## **■PIN ASSIGNMENT**

	PIN NUMBER				PIN NAME	FUNCTION
SSOT-24	SOT-23	SOT-89	TO-92 (T)	TO-92 (L)	FIN NAME	FUNCTION
2	3	2	2	1	Vin	Supply Voltage
4	2	3	3	2	Vss	Ground
1	1	1	1	3	Vouт	Output
3	-	-	-	-	NC	No Connection

## **■PRODUCT CLASSIFICATION**

### Ordering Information

 $\underline{XC61C1)2(3)4(5)6(7)-(8)}^{(^{\star}1)}$ 


DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION			
<b>4</b>	0	С	CMOS output			
1	Output Configuration	N	N-ch open drain output			
<b>a a</b>	Detect Voltage	00 00	e.g.0.9V → ②0, ③9			
2 3	Detect Voltage	08 ~ 60	e.g.1.5V → ②1, ③5			
4	Output Delay	0	No delay			
5	Detect Acquirecy	1	Within ±1% (V <sub>DF(T)</sub> =2.6V~5.0V)			
3	Detect Accuracy	2	Within ±2%			
		NR	SSOT-24 (SC-82)			
		NR-G	SSOT-24 (SC-82) (Halogen & Antimony free)			
		MR SOT-23				
		MR-G	SOT-23 (Halogen & Antimony free)			
	Dookonoo	PR	SOT-89			
67-8	Packages Taping Type <sup>(*2)</sup>	PR-G	SOT-89 (Halogen & Antimony free)			
	raping Type	TH	TO-92 (Standard) Taping Type: Paper type			
		TB	TO-92 (Standard) Taping Type: Bag			
		LH	TO-92 (Custom pin configuration) Taping Type: Paper type (Discontinued Product)			
		LB	TO-92 (Custom pin configuration) Taping Type: Bag (Discontinued Product)			

<sup>(\*1)</sup> The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.


The device orientation is fixed in its embossed tape pocket. For reverse orientation, please contact your local Torex sales office or representative. (Standard orientation: ©R-®), Reverse orientation: ©L-®)

## **■BLOCK DIAGRAMS**

## (1) CMOS Output



#### (2) N-ch Open Drain Output



## ■ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER			SYMBOL	RATINGS	UNITS	
Input Voltage		*1	Vin	9.0	V	
input voitag	input voitage		VIIN	12.0	V	
0	utput Curre	nt	Іоит	50	mA	
		CMOS		Vss -0.3 ~ Vin +0.3		
Output Voltage	N-ch Ope	n Drain Output *1	Vout	Vss -0.3 ~ 9.0	V	
	N-ch Ope	n Drain Output *2		VIN 9.0 12.0 IOUT 50 Vss -0.3 ~ VIN +0.3		
	SSOT-24			150		
Power Dissipation		SOT-23	Dd	150	mW	
1 Ower Dissipation		SOT-89	ı u	500	11100	
		TO-92		300	_	
Operating Temperature Range			Topr	-40 <del>~</del> +85	°С	
Storage T	emperature	Range	Tstg	-40 <b>~</b> +125	°С	

\*1: Low voltage: VDF(T)=0.8V~1.5V

\*2: Standard voltage: VDF(T)=1.6V~6.0V

## **■**ELECTRICAL CHARACTERISTICS

 $V_{DF}(T) = 0.8V \text{ to } 6.0V \pm 2\%$ 

 $V_{DF(T)} = 2.6V \text{ to } 5.0V \pm 1\%$ 

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNITS	CIRCUITS
		VDF(T)=0.8V~1.5V	/ *1	VDF(T)	VDF(T)	VDF(T)	V	1
Detect Voltage	VDF	VDF(T)=1.6V~6.0V *2		x 0.98	V DI (I)	x 1.02	٧	'
Botoot voltage	VDI	VDF(T)=2.6V~5.0V	VDE(T)=2 6\/~5 0\/ *2		VDF(T)	VDF(T)	V	1
				x 0.99	. ,	x 1.01	-	·
Hysteresis Range	VHYS			VDF	VDF	VDF	V	1
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				x 0.02	x 0.05	x 0.08		
			VIN = 1.5V	-	0.7	2.3		
			VIN = 2.0V	-	0.8	2.7		
Supply Current	Iss		VIN = 3.0V	-	0.9	3.0	μΑ	2
			VIN = 4.0V	-	1.0	3.2		
			VIN = 5.0V	-	1.1	3.6		
Operating Voltage *1	Vin	VDF(T) = 0.8V to 1.5V		0.7	1	6.0	V	1
Operating Voltage *2	VIIN	$V_{DF(T)} = 1.6V \text{ to } 6$	.0V	0.7	-	10.0	V	'
	Іоит	N-ch Vps = 0.5V	VIN = 0.7V	0.10	0.80	-		3
Output Current *1		N-CII VDS = 0.5V	VIN = 1.0V	0.85	2.70	-		
		CMOS, P-ch VDS = 2.1V	VIN = 6.0V	-	-7.5	-1.5		4
			VIN = 1.0V	1.0	2.2	1		
			VIN = 2.0V	3.0	7.7	-	mA	
Output Current *2		N-ch VDS = 0.5V	VIN = 3.0V	5.0	10.1	-	3	3
Output Current 2			VIN = 4.0V	6.0	11.5	-		
			VIN = 5.0V	7.0	13.0	-		
		CMOS, P-ch VDS = 2.1V	VIN = 8.0V	-	-10.0	-2.0		4
	li i	VIN=6.0V, VOUT=6.0V*1	CMOS	-	10	-	Λ	2
Leak Current	lleak	VIN=10.0V, VOUT=10.0V*2 N-	ch Open Drain	-	10	100	nA	3
Temperature	ΔVDF	40°C < Torr < 05°C			±100		ppm/	
Characteristics	∆ Topr·V <sub>DF</sub>	-40°C ≦ Topr ≦ 85°C		ı	±100	ı	°C	-
Delay Time (VDR→VouT inversion)	tDLY	Inverts from VDR to VOUT		-	0.03	0.20	ms	5


NOTE: \*1: Low Voltage: VDF(T)=0.8V~1.5V \*2: Standard Voltage: VDF(T)=1.6V~6.0V VDF (T): Setting detect voltage Release Voltage: VDR = VDF + VHYS

### ■OPERATIONAL EXPLANATION

(Especially prepared for CMOS output products)

- ① When input voltage (VIN) rises above detect voltage (VDF), output voltage (VOUT) will be equal to VIN. (A condition of high impedance exists with N-ch open drain output configurations.)
- ② When input voltage (VIN) falls below detect voltage (VDF), output voltage (VOUT) will be equal to the ground voltage (Vss) level.
- 3 When input voltage (Vin) falls to a level below that of the minimum operating voltage (Vinin), output will become unstable. In this condition, Vin will equal the pulled-up output (should output be pulled-up.)
- When input voltage (VIN) rises above the ground voltage (VSS) level, output will be unstable at levels below the minimum operating voltage (VMIN). Between the VMIN and detect release voltage (VDR) levels, the ground voltage (VSS) level will be maintained.
- (VDR), output voltage (VIN) rises above detect release voltage (VDR), output voltage (VOUT) will be equal to VIN. (A condition of high impedance exists with N-ch open drain output configurations.)
- 6 The difference between VDR and VDF represents the hysteresis range.

#### Timing Chart



#### ■NOTES ON USE

- 1. Please use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
- 2. When a resistor is connected between the VIN pin and the input with CMOS output configurations, oscillation may occur as a result of voltage drops at RIN if load current (IOUT) exists. (refer to the Oscillation Description (1) below)
- 3. When a resistor is connected between the VIN pin and the input with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (IOUT) does not exist. (refer to the Oscillation Description (2) below)
- 4. With a resistor connected between the Vin pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the Vin pin.
- 5. In order to stabilize the IC's operations, please ensure that VIN pin's input frequency's rise and fall times are more than several μ sec / V.
- 6. Please use N-ch open drains configuration, when a resistor R<sub>IN</sub> is connected between the V<sub>IN</sub> pin and power source. In such cases, please ensure that R<sub>IN</sub> is less than 10kΩ and that C is more than 0.1μF.




Figure 1: Circuit using an input resistor

#### Oscillation Description

#### (1) Output current oscillation with the CMOS output configuration

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow at RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the input (IN) and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

#### (2) Oscillation as a result of through current

Since the XC61C series are CMOS IC s, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (RIN) during release voltage operations. (refer to Figure 3)

Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Figure 2: Oscillation in relation to output current






Figure 3: Oscillation in relation to through current

## **■** TEST CIRCUITS


Circuit 1




Circuit 2




Circuit 3



Circuit 4



Circuit 5





\*: A resistor is not necessary with CMOS output products.


#### **■**TYPICAL PERFORMANCE CHARACTERISTICS

#### Low Voltage


#### (1) Supply Current vs. Input Voltage










#### (2) Detect, Release Voltage vs. Ambient Temperature









#### (3) Output Voltage vs. Input Voltage











Note : Unless otherwise stated, the N-channel open drain pull-up resistance value is  $100k\,\Omega$ .


#### Low Voltage (Continued)















#### (5) N-ch Driver Output Current vs. Input Voltage









#### (6) P-ch Driver Output Current vs. Input Voltage











#### Standard Voltage

(1) Supply Current vs. Input Voltage













#### (2) Detect, Release Voltage vs. Ambient Temperature













#### Standard Voltage (Continued)

#### (3) Output Voltage vs. Input Voltage













Note : The N-channel open drain pull up resistance value is  $100 k\,\Omega$  .

#### (4) N-ch Driver Output Current vs. VDS













#### Standard Voltage (Continued)

(4) N-ch Driver Output Current vs. VDS













(5) N-ch Driver Output Current vs. Input Voltage













### Standard Voltage (Continued)

(6) P-ch Driver Output Current vs. Input Voltage










# XC61C Series


## **■PACKAGING INFORMATION**

### ●SSOT-24 (SC-82)


(unit: mm)




#### ●SOT-23





●SOT-89






●TO-92










## ■MARKING RULE

• SSOT-24, SOT-23, SOT-89







## ① represents integer of detect voltage and CMOS Output (XC61CC series)

MARK	CONFIGURATION	VOLTAGE (V)
Α	CMOS	0.X
В	CMOS	1.X
С	CMOS	2.X
D	CMOS	3.X
E	CMOS	4.X
F	CMOS	5.X
Н	CMOS	6.X

#### N-Channel Open Drain Output (XC61CN series)

MARK	CONFIGURATION	VOLTAGE (V)
K	N-ch	0.X
L	N-ch	1.X
М	N-ch	2.X
N	N-ch	3.X
Р	N-ch	4.X
R	N-ch	5.X
S	N-ch	6.X

#### 2 represents decimal number of detect voltage

MARK	VOLTAGE (V)	MARK	VOLTAGE (V)
0	X.0	5	X.5
1	X.1	6	X.6
2	X.2	7	X.7
3	X.3	8	X.8
4	X.4	9	X.9


#### ③ represents delay time (Except for SSOT-24)

MARK	DELAY TIME	PRODUCT SERIES
3	No Delay Time	XC61Cxxx0xxx

Tepresents production lot number
Based on the internal standard. (G, I, J, O, Q, W excluded)

## ■MARKING RULE (Continued)

#### ●TO-92



1 represents output configuration

MARK	OUTPUT CONFIGURATION	
С	CMOS	
N	N-ch	

2, 3 represents detect voltage (ex.)

MA	RK	VOLTAGE (V)
2	3	VOLIAGE (V)
3	3	3.3
5	0	5.0

4 represents delay time

O represente della	j (III 11 0
MARK	DELAY TIME
0	No delay

⑤ represents detect voltage accuracy

MARK	DETECT VOLTAGE ACCURACY
1	Within ± 1% (Semi-custom)
2	Within ± 2%

6 represents a least significant digit of production year

MARK	PRODUCTION YEAR
5	2005
6	2006

7 represents production lot number

0 to 9, A to Z repeated. (G, I, J, O, Q, W excluded)

<sup>\*</sup> No character inversion used.

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
- 4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
  - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this datasheet within the specified ranges.
   Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

#### TOREX SEMICONDUCTOR LTD.