Name:	Kishore	GT Number:
-------	---------	------------

#### Thursday October 21, 2010 (4:00 to 5:30 PM)

#### Note:

- 1. Write your name and GT number on each page.
- 2. The test is CLOSED BOOK and NOTES.
- 3. Please provide the answers in the space provided. You can use scratch paper (provided by us) to figure things out (if needed) but you get credit **only** for what you put down in the space provided for each answer.
- 4. For conceptual questions, concise bullets (not wordy sentences) are preferred.
- 5. Where appropriate use figures to convey your points (a figure is worth a thousand words!)
- 6. Illegible answers are wrong answers.
- 7. Please look through the whole test before starting so that you can manage your time better.

Good luck!

Qu	estion number	_			Points	earned	Running	total
1	( 0 min)	(Max:	1	pts)				
2	(20 min)	(Max:	20	pts)				
3	(10 min)	(Max:	10	pts)				
4	(10 min)	(Max:	9	pts)				
5	(10 min)	(Max:	10	pts)				
6	(10 min)	(Max:	10	pts)				
7	(10 min)	(Max:	15	pts)				
8	(10 min)	(Max:	10	pts)				
9	(10 min)	(Max:	15	pts)				
То	tal (90 min)	(Max:	100	pts)				

#### 1. (1 min, 1 point)

The capital of Silla kingdom

(Don't worry you get a point irrespective of your answer!)

- a. Seoul
- b. Pyongyang
- c. Gyeongju
- d. Busan
- e. Gumi
- f. None of the above

Name:	Kishore	GT Number:
-------	---------	------------

- 2. (20 min, 20 points) (OS Structures conceptual)
- (a) (4 points) Choose the correct **two** choices pertaining to **SPIN** from the following (-2 for each incorrect choice)
  - A. SPIN keeps each logical protection domain in a distinct address space.
  - B. SPIN does not incur border crossing overhead for protection domains that have been collocated with the kernel through kernel extension.
  - C. Capabilities to entry points in protection domains are implemented with encrypted keys in SPIN.
  - D. In SPIN, hardware events (such as a page fault) result in the direct execution of interface procedures that have been registered by a protection domain with the kernel through the extension model.
- (b) (4 points) Choose the correct **two** choices pertaining to **Exokernel** from the following (-2 for each incorrect choice)
  - A. Once acquired through secure binding, a library OS can hold on to resources as long as it wants.
  - B. Processor environment (PE) data structure in Exokernel contains, among other things, information pertaining to entry points in the library OS for upcalls from the Exokernel.
  - C. Upon a TLB miss, Exokernel **always** calls the faulting library OS for servicing the miss.
  - D. The mechanism in Exokernel for downloading code into the kernel is to avoid border crossing for protection domains that are critical for achieving high performance.
- (c) (4 points) Choose the correct **two** choices pertaining to processor architecture and address spaces (-2 for each incorrect choice)
  - A. Implementation of protection domains **always** requires switching processor address space.
  - B. Translation Lookaside Buffer (TLB) is **always** flushed upon an address space switch.
  - C. Segmentation in hardware allows independent logical protection domains to share the same page table.
  - D. Keeping very large protection domains in distinct address spaces is a reasonable choice since indirect costs (i.e., reloading the TLB and cache effects) dominate the overall penalty for border crossing into such large protection domains.
- (d) (4 points) (Answer True/False with justification) In implementing a high-performance microkernel, one should keep the implementation of the microkernel abstractions to be architecture independent.

False. As liedke argues in his paper on L3 microkernel, to achieve high performance the microkernel implementation should fully exploit the hardware features available in the processor architecture.

Nam	e:Kishore	GT Number:
	and the art of virtualization"  A. System calls executed by a warm of the second and an appeal to the second and the second are second as a second as a second are second as a second as	ser process use a table lookup inside ppropriate guest operating system. el x86 architecture requires special rred by a user process before the page the guest operating system. es of guest operating systems to be run as to hardware resources by a guest
Consider Exoker the a ident:	rnel. The user process incurs ction that follows in each of	conceptual) in a library OS on top of the Aegis a page fault (i.e., a TLB miss). Explain the following situations. You should structures available in Exokernel that
lik	using the PE data structure of its software TLB to go	address is a guaranteed mapping for the have forthis library of Exorened look, to rew mapping forthis
-	execution of the user	process
b) (4 the	points) The faulting virtual e library OS but a valid mapp	address is not a guaranteed mapping for ing exists for the virtual page in the
d	etermines the Exception (	une forthy livery of, Exokernel ontext and recell the listony of the listony of the listony of the listony of the process of and refriere to a constant of the process
	the maffing (VIN, PT	ordate printer avoidable in
	a to this	mapping into the TUS agility it has for the PFN executin of faulty process
	Eman J ve lusal	executin of toutry froles

name:	Kisnore		GI Number:
nrocegg			ting address by the user
- As in	the answer of	to part (b), Exo	kernell call the
entr	y paint in the	, listery os t	or handling rage
faul	uts (using #	E RE date 89	mene)
_ 17.0	a coMr	to hard dish	give to the first
E1.	a dusk	to a physical	The second second
- 8.	1.7. derever 1	revent oh	7,0000
ha	od dish cont	reller + the	rage frame to
	- was a self the o	20 of a Dome	$\Delta$
- on(	'e DMA com	Note Eponemul	We I'E and I'f
Con	text) to up a	Il Cisramy or	
- ASTI	- answer to po	xx+(5), Wary	OS confeder TID update
(a) (5 poin	ts) Using an examp	le, describe the rol	le performed by I/O rings
			whe your explanation easy
- bsed	w 02 4 ye	n	
	1	1 -	
•	5 0 P	- CB OF FUTT &	equest descriptor
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	into Ilo ring	, dok onte
امر ح	CX\	- New restorm	han pan put respone
	7	de ser	Her for his or in
men	The state of the s	response	Floring
sylph	( )	descriptor	
	/ · · · · · · · · · · · · · · · · · · ·	: complete	
dercon	~ P	-	
Page 4 of 12	<b>7 ▼</b>		

Name:\_\_\_\_\_Kishore\_\_\_\_\_GT Number:


(b) (4 points) Explain the concept and use of fastpath handlers in Xen.

contest:

-allows trocesses in a literary of to access centery points in the literary of without Song through then -implemented by ben Keeping atak to for each literary of traps and corresponding entry points

- system calls implemented asy fastpat handles
- registered once by library or at Ptertup
- upon system call, transfer control to entrypoint vice
table lookup

5. (10 mins, 10 points)(MCS tree barrier algorithm - conceptual) Consider the following figure that shows the arrival tree for an 8-processor version of the MCS Tree barrier algorithm.



HC stands for "havechild"; CN stands for "childnotready"; the up arrow from each child represents the "parentpointer" to a child's specific location in the CN data structure of the parent.

Just to refresh your memory the MCS tree barrier algorithm is given on the next page:

Name:	Kishore
type treenode = record parentsense : Boolea parentpointer : ^Boo childpointers : arra havechild : array [0 childnotready : arra dummy : Boolean	lean y [01] of ^Boolean 3] of Boolean y [03] of Boolean
// locally accessibl	located in shared memory e to processor vpid integer // a unique virtual processor index
<pre>// parentpointer = &amp;n // or &amp;dummy if i : // childpointers[0] = // childpointers[1] =</pre>	e if 4*i+j < P; otherwise false odes[floor((i-1)/4)].childnotready[(i-1) mod 4],
<pre>childnotready := parentpointer^ :: // if not root, if vpid != 0     repeat until</pre>	^ := sense

Explain the sequence of actions by which the algorithm determines that all the nodes have arrived at the barrier.

**GT Number:** 

with refrence to the armed free:

1) Parent at each level would for the dildren

2) children at leaf nodes use their unique towarink to

nodes [Parent] viry parent pointer to amount it

has arrived [e.s. N2-N7) that arrive at samier

3) an intermedate node (e.s. N;) waits for all

its children to arrive at the samier by

Spinny on childrenty field of its nodes[) entry,

and then does ster?

4) root node (e.g. Ng) who the arrives at a samier

4) root node (e.g. Ng) who is ance they have arrived

waits for its children; once they have arrived

algorith recognizes that all nodes have arrived

6. (10 mins, 10 points) (LRPC - conceptual) Enumerate the actions (using figures) in LRPC in response to an import call from a client.
chent growt seven clark plant (PDL)
Kernel
PDL calle the clean in
- upon import all the remed calls the cleak in the server with the details of import call
- clere defermines in foint, number of angs,
number of result, etc) 18 somme 58501 of A-stack
+ E-Stock; allocates #- stack
- Kevnel returns so so client for future alls trouble chent to this specific Rice entry Point
- chent Mejents Bo for Alme Calls

Name:\_\_\_\_\_Kishore\_\_\_\_\_GT Number:

Nam	e:Kishore	_GT Number:
7. (1 (a)	s mins, 15 points) (Parallel systems - conceptual) (5 points) Consider an operating system for a share multiprocessor. The operating system is structured independently on each processor to handle system ca occurring for processes and threads executing on the process executes within an address space. Multiple same process execute within the address space of the operating system uses a single page table in shared process. Explain the performance problem with this application process is multithreaded.  Simultaneous fage fault for the days address space of the operating system uses a single page table in shared process. Explain the performance problem with this application process is multithreaded.  Simultaneous fage fault for the operation of the	I to execute alls and page faults at processor. Each e threads of the process. The memory for each approach if the confidence of the sapproach if the confidence of the confid

(b) (5 points) Explain false sharing using a simple example (use pictures to explain your answer).

Gale [x] Store YI, X

Gale [x] Store Y2, Y

Gale [x] Gale [x] 

Write to X by TI does not affect write to

Y by TZ; yet since X + y are in same

Cache line, there will be overhead of Cache

Cache line, there will be overhead of Cache

Page 8 of 12

Page 8 of 12

Name: Kishore	GT Number:
---------------	------------

- (c) (5 points) Consider the following situation in a multiprocessor.
  - The history of execution on Processor P1 is T1, T2, T1, T3, T2
  - The history of execution on Processor P2 is T3, T2, T4, T3
  - The history of execution on Processor P3 is T1, T2, T3, T4, T5

In the above history, time flows from left to right. That is T2 is the most recent thread to execute on P1; T3 is the most recent thread to execute on P2; and T5 is the most recent thread to execute on P3. Thread T1 is ready to run again and can be scheduled on any of the above three processors. Which processor would you recommend to use for scheduling T1 and why?

To was never run on P2 = ) cache on F2 has
no content of T1

Four other tasks have run on P3 since T1


Tan on it

Only two other tasks have run on P1 since

T1 ran on it

Therefore, I would choose is likely less polluted

8. (10 mins, 10 points) (Distributed systems)(a) (5 points) (Lamport's clock - problem)



Nam	ne:Kishor	·e	GT Number:
Choos	se -> or    to show t	the relationship between	n the following events:
(a, 1) (a, 1) (a, 1) (f, 2) (a, 1)	(e, 4) (c, 3) (d, 6) (d, 6) (d, 6) (b, 5)		
With	5 points) a simple example motem (use figures to mo		sical clocks in a distributed
3 +		delit	
4 +	4 credit	7	5 M=1 e=2
20	6	8	
real h	ne x	us in sync with	t real time;  1. PI tells F2 out,  to mutual don'the 12 !
mut	al drift behind	sen 11 402 = 6	to mutual don't 120
of ba	nd to resit it	server earlier	to mutual don't 12% in real time hence rejected
9. (1 (a)	(5 points) (Thekket: Identify the compon	h and Levy - conceptual ents of an RPC call tha	
	D. Interrupt service	out at the point of cal	11
	_	out on call completion	
	G. Switching client	in to receive results of	of the call

Nam	e:Kishore	GT Number:
	(5 points) (Active networks - concerned authors identify three sources active networks: (i) corruption of (ii) code spoofing in the packets, state at an active node. Explain hothese protection threats.	of protection concerns in using ANTS runtime at an active node, and (iii) corruption of the soft
	(i) Java Sandborning	
	(ii) copsule type is	encrypted; Spooting Possille
	only if code Can	Le cracked
	iii) restricted API;	Soft-state also protected
	by the same en	crypted copher laniting
	extent of access	to soft-state for
	earl packet	

Nan	ne:Kishore	GT Number:
(c)	Lamport's distributed mut	ification and a concrete specification for ual exclusion algorithm. You do not have to ntax (such as IOA), and can invent your own
	Abstract Spec:	
	<u>variable</u>	ene of requests
	d: Global av	
	Aching request:	regnest in a at tail
	it who ex	request in Q at tail quest at head enter CS
	1	my request from a
		·
	Con ever spec:	
	Variables	A CACCAGA C GLASINO OF TO ONERH
	.Q: private	per processor Queue et requests
	C: Private	per processor clocks init to p
	Actions	
	remed_ lene	ny request in chartail;
	erque "	1 pers; increment C;
	<b>5</b>	
	request_receive	reguest at appropriate
	, engheue Nele	received request at appropriate in Q; send ACR; send release
	release - sond	ing request from Q; Send release
Page 12		Q /
rage 1.	release _ recon	e request from Q