



CARTE-MERE

S7CAS-PLEIADES

CARTE-MERE

Revision 1.000

Date: 2019-01-09




Revision history


Package size conversion

Metric	Imperial
1005	0402
1608	0603
2012	0805
3216	1206
3225	1210
6432	2512

Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date	2019-01-09	Sheet	1 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_TITLE_PAGE.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	




12P0V
 12V @ 325 mA
 83% efficiency
 0.65W at 25°C Ambient




47uF aluminium bulk capacitance for load transients
 2x4.7uF ceramic to handle input current ripple
 Rset = 383k @ 12Vout

3P3V_VITA
 3V3 @ 9A
 83% efficiency
 6W at 25°C Ambient




100uF aluminium bulk capacitance for load transients
 47uF ceramic to handle input current ripple
 47nF ceramic to handle high frequency noise
 47nF for high frequency EMI suppression
 10uF tantalum for high frequency EMI suppression
 400uF electrolytic for load transients and output ripple

3P3VAUX
 3.3V @ 20 mA
 66% efficiency
 0.034W, 26°C at 25°C Ambient




$R_{fb}/R_{ft} = (V_o/1.25) - 1$

2P5V
 2.5V @ 4A
 75% efficiency
 3.2W, 97°C at 25°C Ambient




$R_{fb}/R_{ft} = (V_o/1.25) - 1$




VADJ
 1.8V @ 4A
 72% efficiency
 2.8W, 88°C at 25°C Ambient



$R_{fb}/R_{ft} = (V_o/1.25) - 1$


Sheet Name			
Alimentation connecteur FMC			
Project Title			
CARTE-MERE			
Global Project			
S7CAS-PLEIADES			
Size	Group		Revision
11x17	CARTE-MERE		1.000
Date	2019-01-09	Sheet	2 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_POWER.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	







Sheet Name		FPGA Bank2-3	
Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date	2019-01-09	Sheet	6 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_FPGA_B2B3.SchDoc		Thomas Roy Jean-Francois Blodeau Simon Milhomme Emile Laplante	






Sheet Name			
DDR3			
Project Title			
CARTE-MERE			
Global Project			
S7CAS-PLEIADES			
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date	2019-01-09		Sheet 8 of 14
Filename	S7CAS-PLEIADES-CARTE-MERE_P02_DDR3.SchDoc		Designers
		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	




Sheet Name			
Control du Moteur			
Project Title			
CARTE-MERE			
Global Project			
S7CAS-PLEIADES			
Size	Group		Revision
11x17	CARTE-MERE		1.000
Date	2019-01-09		Sheet 9 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_MOTOR_CTRL.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	




Sheet Name		Ethernet	
Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17		1.000	
Date	2019-01-09		Sheet 10 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_ETHERNET.SchDoc		Thomas Roy Jean-François Bilodeau Simon Milhomme Emile Laplante	


CDCE62005RGZT



Sheet Name		Horloge	
Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date		Sheet	of
2019-01-09		12	14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_CLOCKS.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	



Sheet Name		Flash	
Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date	2019-01-09	Sheet	13 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_FLASH.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	



Sheet Name		User IO	
Project Title		CARTE-MERE	
Global Project		S7CAS-PLEIADES	
Size	Group	Revision	
11x17	CARTE-MERE	1.000	
Date	2019-01-09	Sheet	14 of 14
Filename		Designers	
S7CAS-PLEIADES-CARTE-MERE_P02_USER_IO.SchDoc		Thomas Roy Jean-Francois Bilodeau Simon Milhomme Emile Laplante	