

ECE 271, IR Controlled Robot, Group 16

Emily Becher, Thomas Johnson, Nathan Kiely

June 6, 2020

Contents

| | | |
|----------|---|-----------|
| 1 | Project Description | 3 |
| 2 | High Level Description | 4 |
| 2.1 | IR Reader | 5 |
| 2.1.1 | IR FSM | 6 |
| 2.1.2 | Bit Interpreter | 7 |
| 2.1.3 | Falling Edge Detector | 8 |
| 2.1.4 | Positive Edge Trigger | 9 |
| 2.1.5 | IR to Controller Translator | 10 |
| 2.1.6 | Eight bit Latch | 11 |
| 2.1.7 | Validate - N bit XOR | 12 |
| 2.2 | Main Controller | 13 |
| 2.2.1 | Toggle FSM | 14 |
| 2.2.2 | Left Decoder | 15 |
| 2.2.3 | Right Decoder | 15 |
| 2.2.4 | Speed FSM | 15 |
| 2.3 | Motor Controller | 16 |
| 2.3.1 | Pulse-Width Modulator | 16 |
| 2.3.2 | Finite State Machine 1/3 Divider | 17 |
| 2.3.3 | Finite State Machine 2/3 Divider | 17 |
| 2.3.4 | PWM Clock Counter | 17 |
| 2.3.5 | Speed Multiplexer | 18 |
| 2.3.6 | Go Multiplexer | 18 |
| 2.3.7 | Direction Multiplexer | 18 |
| A | SystemVerilog Files | 19 |
| A.1 | IR Reader HDL | 19 |
| A.1.1 | IR Finite State Machine | 21 |
| A.1.2 | IR bit Interpreter | 22 |
| A.1.3 | Code Interpreter Pt 1 | 22 |
| A.1.4 | IR Code to Controller Translator | 22 |
| A.1.5 | Counter | 22 |
| A.1.6 | Eight Bit Shift Register - Temp Memory for reader | 23 |
| A.1.7 | Falling Edge Detector | 24 |
| A.1.8 | Positive Edge Trigger | 24 |
| A.1.9 | Eight bit Latch | 25 |
| A.1.10 | Validate | 25 |
| A.2 | Main Controller HDL | 25 |
| A.2.1 | Toggle FSM | 25 |
| A.2.2 | Left Decoder | 25 |
| A.2.3 | Right Decoder | 25 |
| A.2.4 | Speed FSM | 25 |
| A.3 | Motor Controller HDL | 26 |
| A.3.1 | Finite State Machine 1/3 Divider | 26 |
| A.3.2 | Finite State Machine 2/3 Divider | 26 |

| | | |
|----------|---|-----------|
| A.3.3 | PWM Clock Counter | 26 |
| A.3.4 | Speed Multiplexer | 27 |
| A.3.5 | Go Multiplexer | 27 |
| B | Simulation Files | 27 |
| B.0.1 | Robot | 27 |
| B.1 | IR Reader Simulations | 27 |
| B.1.1 | IR Code to Primary Controller Translator Simulation | 27 |
| B.1.2 | Falling Edge Detection Simulation | 27 |
| B.1.3 | Positive Edge Trigger Simulation | 28 |
| B.1.4 | Bit Interpreter | 28 |
| B.1.5 | Eight bit Latch | 28 |
| B.1.6 | Validate Sequence Simulation | 28 |
| B.2 | Main Controller Simulations | 28 |
| B.2.1 | Toggle FSM | 28 |
| B.2.2 | Left Decoder | 28 |
| B.2.3 | Right Decoder | 28 |
| B.2.4 | Speed FSM | 28 |
| B.3 | Motor Controller Simulations | 29 |
| B.3.1 | Pulse-Width Modulator | 29 |
| B.3.2 | 1/3 FSM Divider | 29 |
| B.3.3 | 2/3 FSM Divider | 29 |
| B.3.4 | PWM Clock Counter | 29 |
| B.3.5 | Speed Multiplexer | 29 |
| B.3.6 | Go Multiplexer | 29 |
| B.3.7 | Direction Multiplexer | 30 |

1 Project Description

Inputs: This design reads an infrared remote.

Outputs: The design controls two motors using pulse width modulation (PWM).

The project is to control a simple robot with an IR remote. An IR receiver will read the signal from the remote. The signal will then be read by the FPGA where the logic to control the two motors will be done. The FPGA has three main tasks. The first is to decode the signal from the IR receiver through an IR decoder block. Next the FPGA will determine what each motor should do. This will be accomplished by the main controller block. The final task is to turn the commands into a PWM signal that controls the speed of the motors. The motor controller block creates the PWM signal for both motors. This operation is shown in the block diagram in Figure 1. The robot will be controlled by six different buttons on the remote: go, stop, speed up, speed down, right, left. The robot is able to move at three different speeds. For a preview of the hardware demonstration please take a look at our video here (<https://youtu.be/WcZzuia0Q2Y>).




Figure 1: This image shows a high level block diagram. It includes the three main blocks as well as the input and outputs.




Figure 2: Hardware diagram at the highest level of abstraction to show the physical modules.

2 High Level Description

Inputs: This reads an infrared signal and a 10 MHz clock signal.

Outputs: This controls two motors at varying speeds and directions using four outputs.




Figure 3: The top level design for the a robot controlled by an IR remote. This design follows basic functionality of reading an IR signal that is translated to a control signal before being sent to the primary controller. The primary controller keeps track of what is and should happen based on the signals it receives. It then passes these signals to a motor controller capable of PWM in order to precisely control two motors.




Figure 4: Simulation of all modules working together to run the Robot. This simulation shows a single IR command coming in, being interpreted and finally being executed by both the primary controller and the motor controller. The signal was go from stop position. Something to note is the forward and reverse signals are swapped but otherwise work correctly. The simulation commands can be found at B.0.1.

2.1 IR Reader

Inputs: This reads an IR signal, uses a 10 MHz clock signal, and has an active high reset.




Figure 5: Top Level block diagram of the IR reader module.

Outputs: a 3-bit signal out to the primary controller. The signal consist 7 commands outlined in the table below.

| Commands | |
|------------|-----|
| Stop | 000 |
| Go | 001 |
| Speed Up | 010 |
| Speed Down | 011 |
| Right | 100 |
| Left | 101 |
| No Input | 111 |

This module consist of a finite state machine that synchronizes a set of counters to run at specific points within the received signal. One counter runs when signal is low and the other counts when the signal is high. The counters stop on the opposing edge and then the bit interpreter converts the counts to a one or zero that is finally shifted into an eight bit register. Once the entire sequence is read inverse data and data bits are checked for errors using the validate module. If valid the a latch sets the eight bit signal to the output. Next the reader proceeds to wait for a hold signal, if found it will repeat keeping the latch with data high, if hold is not found the latch becomes reset and data falls to zero. Finally, data is moves through a secondary interpreter in order to provide a nice code to the primary controller.




Figure 6: This is an expanded view of the IR module.




Figure 7: This simulation tested the go command. Looking at the data wave we can see the IR signal coming into the reader, the status of the state of the reader and finally the function out labelled funout. Notice once all of the bits have been read and validated the function output become the binary bit 001 signifying the Go command. The simulation commands can be found at B.1.

2.1.1 IR FSM

Inputs: 9.8 Khz clock signal. Eight active high inputs are used to change the FSMs state.




Figure 8: This is IR finite state machine. The purpose of this module is to ensure the counters and interpreters are running at the correct points in time.

Outputs: It has 3 outputs, ecount enables the counters to run, reout resets the output of the reader, and enout enables the output of the reader.

For this block the simulation was not done until the supporting modules were ready. This was to simplify the testing process since this particular module is very reliant on many signals running at precise timings. To see this simulation please reference figure 7.

2.1.2 Bit Interpreter

Inputs: Takes an eight bit number from the counters.




Figure 9: This block takes an eight bit number from the counters and translates it to a one or zero. The first bit is the number. The second bit resembles if the bit is valid and the third bit signals when the hold sequence has been detected. Valid bits are pushed to the shift register as part of decoded IR signal.

Outputs: a 3 bit signal that is split up within the IR module.




Figure 10: This simulation moved through each possible interpretation. The data represents the incoming decimal number and the inum represents the translated bits. The simulation commands can be found at B.1.4.

2.1.3 Falling Edge Detector

Inputs: Active HIGH reset. Clock signal. Data signal.

Outputs: trigger goes HIGH on detection.




Figure 11: This block looks for a falling edge within the data signal and then outputs HIGH for one clock signal.




Figure 12: This simulation tested an active HIGH data signal that would fall at various points. Each time the signal became LOW the trigger activated for one clock signal. This module helps the FSM know what is happening in the IR signal in order to change states. The simulation commands can be found at B.1.2.

2.1.4 Positive Edge Trigger

Inputs: Active HIGH reset. Clock signal. Data signal.




Figure 13: This block looks for a rising edge within the data signal and then outputs high for one clock signal.

Outputs: trigger goes HIGH on detection.




Figure 14: This simulation tested an active LOW data signal that would rise at various points. Each time the signal became HIGH the trigger activated for one clock signal. This module helps the FSM know what is happening in the IR signal in order to change states. The simulation commands can be found at B.1.3.

2.1.5 IR to Controller Translator

Inputs: one 8-bit number.
Outputs: one 3-bit number output one to five and seven.




Figure 15: This module translates the IR remote code to a usable 3-bit command for the primary controller. This simplifies the control signal going to the primary controller.




Figure 16: This simulation tested each of needed remote commands for the primary controller. Reference table below to see the number to command. The simulation commands can be found at B.1.1.

| Commands | | |
|------------|------|-----|
| Button | code | out |
| Stop | 69 | 0 |
| Go | 68 | 1 |
| Speed Up | 9 | 2 |
| Speed Down | 21 | 3 |
| Right | 67 | 4 |
| Left | 64 | 5 |
| No Input | xxx | 7 |

2.1.6 Eight bit Latch

Inputs: one 8-bit binary bus, a clock signal to cycle the latch, and a reset to bring the latch to zero .

Outputs: one 8-bit binary bus.




Figure 17: This module simply latches the 8-bit data signal on each clock cycle to the output. This clock signal can be more meant to be a stationary signal like trigger but it can be used as a sync module when paired with a normal alternating signal. In the IR module this is used to activate the output only during a button press or while the hold sequence is active.




Figure 18: This simulation tested an arbitrary signal that gets latched on the rising edge of each clock signal. Finally, it can be reset at the end to bring the output back to zero. The simulation commands can be found at B.1.5.

2.1.7 Validate - N bit XOR

Inputs: two 8-bit binary buses inverse data and data.

Outputs: a single HIGH/LOW output.




Figure 19: This module is not actually parameterized, instead each bit is connected to an XOR individually then connected to an AND gate to present a valid sequence. This module is used to verify the IR signal which provides two segments inverse data and data. If the sequence is valid then IR module will display the data.




Figure 20: This simulation cycles through a few valid and invalid scenarios. The output becomes high if the signal is valid and low if it's invalid. The simulation commands can be found at B.1.6.

2.2 Main Controller

Inputs: The main controller reads a 3 bit value, uses a 9.8 KHz clock signal, and has an active low reset.

Outputs: The main controller outputs two 4 bit values. One output gives the speed information to the left motor controller and the other gives the speed information to the right motor controller. The most significant bit of the outputs is the direction. The two middle bits represent the speed. The least significant bit is the stop or go. The table below provides some example outputs and their corresponding behaviors.

| | |
|------|--------------------------|
| 0000 | stopped |
| 0001 | lowest speed forward |
| 0011 | middle speed forward |
| 0101 | highest speed forward |
| 1001 | lowest speed in reverse |
| 1011 | middle speed in reverse |
| 1101 | highest speed in reverse |

The role of the main controller is to translate which button is being pressed to the speeds that the motors should go. The main controller is composed of four blocks. The block diagram in figure 21 shows how the blocks, toggle FSM, speed, FSM, right decoder, and left decoder, fit together. The behavior of the main controller is shown in figures 22 and 23.




Figure 21: The block diagram for the main controller.




Figure 22: Simulation of the controller showing how the speed of each motor is increased and decreased by the stop (0), go (1), up (2), and down (3) buttons. The do file that created this simulation is in B.2.




Figure 23: Simulation of the controller showing how the speed of each motor is increased and decreased by the right (4) and left (5) buttons. The do file that created this simulation is in B.2.

2.2.1 Toggle FSM

Inputs: The toggle FSM uses a 9.8 kHz clock signal and a three bit value.

Outputs: The toggle FSM outputs a single bit with 1 meaning go and 0 meaning stop. This bit will end up being the least significant bit in both outputs of the main controller.

The role of toggle FSM is determine if the motors should be on or off. The HDL for the toggle FSM is in A.2.1. Figure 24 shows the operation of the toggle FSM.




Figure 24: Simulation of the toggle FSM. The state only switches when the stop (0) or go (1) button is pressed. The do file that created this simulation is in B.2.1

2.2.2 Left Decoder

Inputs: The left decoder takes in one three bit value.

Outputs: The left decoder outputs two 1 bit values. The signals represent up and down. The two signals can't be HIGH at the same time.

The role of the left decoder is to determine from the button pressed if the up and down signals should be HIGH or LOW for the left motor. The HDL for the left decoder is in A.2.2. Figure 25 shows the operation of the left decoder.




Figure 25: Simulation of the left decoder. The up signal goes HIGH when the pressed button is up (2) and right (4). The down signal goes HIGH when the button pressed is down (3) and left (5). The do file that created this simulation is in B.2.2.

2.2.3 Right Decoder

Inputs: The right decoder takes in one three bit value.

Outputs: The right decoder outputs two 1 bit signals. The signals are up and down. The two signals can't be HIGH at the same time.

The role of the right decoder is to determine when the right motor should be speeding up or slowing down based on the button pressed. The HDL for the right decoder is in A.2.3. Figure 26 shows the operation of the right decoder.




Figure 26: Simulation of the right decoder. The up signal goes HIGH when the pressed button is up (2) and left (5). The down signal goes HIGH when the button pressed is down (3) and right (4). The do file that created this simulation is in B.2.3.

2.2.4 Speed FSM

Inputs: The speed FSM takes in three 1 bit values and uses a 9.8 kHz clock signal.

Outputs: The speed FSM outputs one 3 bit value. The output will become the three most significant bits of the main controller outputs.

The role of the speed FSM is shift between the different speeds of the motors based on how previous blocks have interpreted the pressed button. Specifically, the speed will be reset to low forward after being stopped and change the speed up or down depending on the up and down signals from the decoders. The HDL for the speed FSM is in A.2.4. Figure 27 shows the operation of the speed FSM.




Figure 27: Simulation of the speed FSM. When up is HIGH the speed shifts up to faster states and when down is HIGH the speed shifts down to slower states. The do file that created this simulation is in B.2.4.

2.3 Motor Controller

The module, represented by the block diagram shown below, receives 2 4-bit numbers from the main controller, a clock signal, a ground signal, and a reset input and outputs 2 2-bit outputs, a signal for each of the motors controlling the two wheels.




Figure 28: The block diagram of the motor controller.

Inputs: clk reset gnd left[3:0] right[3:0]
 Outputs: rightFwdOut, rightRvrsOut, leftFwdOut, leftRvrsOut




Figure 29: The simulation of the Motor Controller block.

2.3.1 Pulse-Width Modulator

The module, represented by the block diagram shown below, receives a clock input and a reset input and outputs a signal for each of the three speeds, low, med, and high.




Figure 30: The block diagram of the Motor Controller's PWM.

Inputs: clock reset Outputs: low med high



Figure 31: The simulation of the PWM block.

2.3.2 Finite State Machine 1/3 Divider

This module is a finite state machine functioning as a 1/3 divider, that is it will output a clock signal at 1/3 of the input frequency.

Inputs: clk, reset Output: y



Figure 32: The simulation of the 1/3 Divider FSM.

2.3.3 Finite State Machine 2/3 Divider

This module is a finite state machine functioning as a 2/3 divider, that is it will output a clock signal at 2/3 of the input frequency.

Inputs: clk, reset Output: y



Figure 33: The simulation of the 2/3 Divider FSM.

2.3.4 PWM Clock Counter

This module is a counter used to slow down the clock signal before it is sent to the FSMs to be further modified.

Inputs: clk, reset Output: q




Figure 34: The simulation PWM Clock Counter.

2.3.5 Speed Multiplexer

This module is a multiplexer that is used to determine the appropriate speed to be output. It accepts a 2-bit speed input that is used to determine the desired output, as well as the 3 1-bit speed inputs generated by the PWM.

Inputs: speed[1:0], slow, med, fast Output: q




Figure 35: The simulation of the Speed Multiplexer.

2.3.6 Go Multiplexer

This module is a multiplexer that is used to determine whether to stop or move the robot. It accepts a go input, which is used to determine the output, a speed input from the Speed Multiplexer, and a stop input which is generated from a ground input.

Inputs: go, speed, stop Output: q




Figure 36: The simulation of the Go Multiplexer.

2.3.7 Direction Multiplexer

This module, represented by the block diagram below, is used to determine the direction each motor should be moving in. It accepts a select input, which determines the direction, and a data input, which is the speed from the Go Multiplexer. The low output is used to represent forward movement and the high output is used to represent reverse movement.




Figure 37: The block diagram of the Motor Controller's Direction Multiplexer.

Inputs: Select, Data Outputs: OutLow, OutHigh




Figure 38: The simulation of the Direction Multiplexer.

A SystemVerilog Files

```

1 // Putting it together, Top Level Robot
2 module Robot(
3   reset,
4   clock,
5   data,
6   LftMotFwd,
7   LftMotRev,
8   RtMotFwd,
9   RtMotRev
10 );
11
12
13 input wire      reset;
14 input wire      clock;
15 input wire      data;
16 output wire     LftMotFwd;
17 output wire     LftMotRev;
18 output wire     RtMotFwd;
19 output wire     RtMotRev;
20
21 wire           clock0;
22 wire           clock1;
23 wire           clock10;
24 wire           clock2;
25 wire           clock3;
26 wire           clock4;
27 wire           clock5;
28 wire           clock6;
29 wire           clock7;
30 wire           clock8;
31 wire           clock9;
32 wire           clockin;
33 wire [2:0]      SYNTHESIZED_WIRE_0;
34 wire          SYNTHESIZED_WIRE_1;
35 wire [3:0]      SYNTHESIZED_WIRE_2;
36 wire [3:0]      SYNTHESIZED_WIRE_3;
37
38 assign SYNTHESIZED_WIRE_1 = 0;
39
40
41
42 irModule      b2v_inst(
43   .reset(reset),
44   .clock(clockin),
45   .data(data),
46   .funout(SYNTHESIZED_WIRE_0));
47
48
49 Controller    b2v_inst2(
50   .clk(clock9),
51   .data(SYNTHESIZED_WIRE_0),
52   .l(SYNTHESIZED_WIRE_2),
53   .r(SYNTHESIZED_WIRE_3));
54
55
56 MotorController b2v_inst3(
57   .clk(clockin),
58   .reset(reset),
59   .gnd(SYNTHESIZED_WIRE_1),
60   .left(SYNTHESIZED_WIRE_2),
61   .right(SYNTHESIZED_WIRE_3),
62   .leftFwdOut(LftMotFwd),
63   .leftRvrsOut(LftMotRev),
64   .rightFwdOut(RtMotFwd),
65   .rightRvrsOut(RtMotRev));
66
67
68
69 counter      b2v_inst4905(
70   .clk(clockin),
71   .reset(reset),
72   .q({clock9}));
73   defparam b2v_inst4905.N = 11;
74
75 assign clockin = clock;
76
77 endmodule

```

A.1 IR Reader HDL

```

1 // Top Level IR Reader
2
3 module irModule(
4   reset,
5   clock,
6   data,
7   funout
8 );
9
10
11 input wire      reset;
12 input wire      clock;
13 input wire      data;
14 output wire     [2:0] funout;

```

```

15
16  wire [2:0] bi;
17  wire clock0;
18  wire clock1;
19  wire clock10;
20  wire clock2;
21  wire clock3;
22  wire clock4;
23  wire clock5;
24  wire clock6;
25  wire clock7;
26  wire clock8;
27  wire clock9;
28  wire clockin;
29  wire data0;
30  wire data1;
31  wire data2;
32  wire data3;
33  wire data4;
34  wire data5;
35  wire data6;
36  wire data7;
37  wire [7:0] dout;
38  wire ecount;
39  wire eout;
40  wire fet;
41  wire [7:0] inverseD;
42  wire ok_tm;
43  wire pet;
44  wire [9:0] rcount;
45  wire rop;
46  wire [7:0] scount;
47  wire starts;
48  wire valid;
49  wire wamp;
50  wire SYNTHESIZED_WIRE_6;
51  wire SYNTHESIZED_WIRE_1;
52  wire SYNTHESIZED_WIRE_7;
53  wire SYNTHESIZED_WIRE_5;
54
55  wire [7:0] GDFX_TEMP_SIGNAL_0;
56  wire [7:0] GDFX_TEMP_SIGNAL_1;
57  wire [7:0] GDFX_TEMP_SIGNAL_2;
58
59
60  assign GDFX_TEMP_SIGNAL_0 = {data7,data6,data5,data4,data3,data2,data1,data0};
61  assign data7 = GDFX_TEMP_SIGNAL_1[7];
62  assign data6 = GDFX_TEMP_SIGNAL_1[6];
63  assign data5 = GDFX_TEMP_SIGNAL_1[5];
64  assign data4 = GDFX_TEMP_SIGNAL_1[4];
65  assign data3 = GDFX_TEMP_SIGNAL_1[3];
66  assign data2 = GDFX_TEMP_SIGNAL_1[2];
67  assign data1 = GDFX_TEMP_SIGNAL_1[1];
68  assign data0 = GDFX_TEMP_SIGNAL_1[0];
69
70  assign GDFX_TEMP_SIGNAL_2 = {data7,data6,data5,data4,data3,data2,data1,data0};
71
72
73  IRtoControllerTranslator      b2v_inst(
74    .data(dout),
75    .intcode(funout));
76
77
78  latchheight      b2v_inst1(
79    .clk(eout),
80    .rst(rop),
81    .d(GDFX_TEMP_SIGNAL_0),
82    .q(dout));
83
84
85  fallingedge detector      b2v_inst10(
86    .Data(data),
87    .clock(clock9),
88    .reset(reset),
89    .trigger(fet));
90
91
92  PosEdgTrig      b2v_inst12(
93    .Data(data),
94    .clock(clock9),
95    .reset(reset),
96    .trigger(pet));
97
98
99  enableswitch      b2v_inst13(
100   .din(clock9),
101   .enable(ecount),
102   .dout(SYNTHESIZED_WIRE_6));
103
104
105  counter b2v_inst14(
106    .clk(SYNTHESIZED_WIRE_6),
107    .reset(SYNTHESIZED_WIRE_1),
108    .q(rcount));
109  defparam      b2v_inst14.N = 10;
110
111
112  comparator      b2v_inst15(
113    .data(scount),
114
115    .morethanA(starts)
116  );
117  defparam      b2v_inst15.amountA = 90;
118  defparam      b2v_inst15.amountB = 80;
119  defparam      b2v_inst15.N = 8;
120
121
122  eightbitshift      b2v_inst16(
123    .clock(SYNTHESIZED_WIRE_7),
124    .data(bi[0]),
125    .reset(rop),
126    .dout(inverseD));
127
128
129  eightbitshift      b2v_inst17(
130    .clock(SYNTHESIZED_WIRE_7),

```

```

131      .data(inversed[0]),
132      .reset(rop),
133      .dout(GDFX_TEMP_SIGNAL_1));
134
135  bitinterpreter b2v_inst18(
136      .data(rcount[7:0]),
137      .inum(bi));
138
139
140  enableswitch b2v_inst19(
141      .din(fet),
142      .enable(bi[1]),
143      .dout(SYNTHESIZED_WIRE_7));
144
145
146  irSMr2 b2v_inst2(
147      .reset(reset),
148      .clk(clock9),
149      .fe_data(fet),
150      .re_data(pet),
151      .starts(starts),
152      .ok_tm(ok_tm),
153      .isValid(valid),
154      .holds(bi[2]),
155      .wamp(wamp),
156      .ecount(ecount),
157      .reout(rop),
158      .enout(eout));
159
160
161  comparator b2v_inst20(
162      .data(rcount),
163
164      .morethanA(ok_tm)
165  );
166  defparam b2v_inst20.amountA = 46;
167  defparam b2v_inst20.amountB = 80;
168  defparam b2v_inst20.N = 10;
169
170
171  validate b2v_inst21(
172      .data(GDFX_TEMP_SIGNAL_2),
173      .inverse(inversed),
174      .isValid(valid));
175  defparam b2v_inst21.N = 8;
176
177
178  comparator b2v_inst23(
179      .data(rcount),
180
181      .morethanA(wamp)
182  );
183  defparam b2v_inst23.amountA = 960;
184  defparam b2v_inst23.amountB = 80;
185  defparam b2v_inst23.N = 10;
186
187
188  counter b2v_inst3(
189      .clk(SYNTHESIZED_WIRE_6),
190      .reset(SYNTHESIZED_WIRE_5),
191      .q(scount));
192  defparam b2v_inst3.N = 8;
193
194
195  counter b2v_inst4905(
196      .clk(clockin),
197      .reset(reset),
198      .q({clock9}));
199  defparam b2v_inst4905.N = 11;
200
201  assign SYNTHESIZED_WIRE_1 = reset | pet;
202  assign SYNTHESIZED_WIRE_5 = fet | reset;
203  assign clockin = clock;
204
205  assign
206
207  endmodule

```

A.1.1 IR Finite State Machine

```

1 //IR fsm to keep the counters well orchestrated
2 module irSMr2 (input reset, input clk, input fe_data, input re_data,
3     input starts, input ok_tm, input invalid, input holds, input wamp,
4     output ecount, output reout, output enout);
5
6 typedef enum logic [10:0] {idle, start, i_start, read, interpret, validate,
7 set, hold, s_hold, si_hold, r_hold, i_hold} statetype;
8 statetype state, nextstate;
9
10 // state register
11 always_ff @(posedge clk, posedge reset)
12     if (reset) state <= idle;
13     else state <= nextstate;
14     // next state logic
15
16 always_comb
17     case (state)
18         idle: if (fe_data) nextstate = start;
19             else nextstate = idle;
20
21         start: if (re_data) nextstate = i_start;
22             else nextstate = start;
23
24         i_start: if (starts) nextstate = read;
25             else nextstate = idle;
26
27         read: if (ok_tm) nextstate = validate;
28             else if (fe_data) nextstate = interpret;
29             else nextstate = read;
30
31         interpret: if (re_data) nextstate = read;
32             else nextstate = interpret;
33

```

```

34         validate: if (isValid) nextstate = set;
35             else nextstate = idle;
36
37         set: nextstate = hold;
38
39         hold: if (fe_data) nextstate = s_hold;
40             else if (wamp) nextstate = idle;
41             else nextstate = hold;
42
43         s_hold: if (re_data) nextstate = si_hold;
44             else nextstate = s_hold;
45
46         si_hold: if (starts) nextstate = r_hold;
47             else nextstate = idle;
48
49         r_hold: if (ok_tm) nextstate = idle;
50             else if (fe_data) nextstate = i_hold;
51             else nextstate = r_hold;
52
53         i_hold: if (holds) nextstate = hold;
54             else nextstate = idle;
55
56     default: nextstate = idle;
57 endcase
58
59 // output logic
60 assign ecount = ((state == start) | (state == read) | (state == hold) | (state == s_hold) | (state ==
61 r_hold));
62 assign reout = (state == idle);
63 assign enout = (state == set);
64 endmodule

```

A.1.2 IR bit Interpreter

```

1 // Bit interpreter for IR signal
2 module bitinterpreter(input logic [7:0] data,
3   output logic [2:0]inum);
4 always_comb
5 case(data)
6
7   4: inum = 3'b010;
8   5: inum = 3'b010;
9   6: inum = 3'b010;
10  15: inum = 3'b011;
11  16: inum = 3'b011;
12  17: inum = 3'b011;
13  21: inum = 3'b100;
14  22: inum = 3'b100;
15  23: inum = 3'b100;
16
17  default:      inum = 3'b000;
18 endcase
19 endmodule

```

A.1.3 Code Interpreter Pt 1

```

1 // First Step Code Interpreter
2 module codeinterpreter(input logic [7:0] data,
3   output logic stop, go, up, dwn, rt, lt);
4 assign stop = (data == 69);
5 assign go = (data == 68);
6 assign up = (data == 9);
7 assign dwn = (data == 21);
8 assign rt = (data == 67);
9 assign lt = (data == 64);
10 endmodule

```

A.1.4 IR Code to Controller Translator

```

1 // IR Code to Controller Translator
2 module IRToControllerTranslator(
3   data,
4   intcode
5 );
6
7 input wire      [7:0] data;
8 output wire      [2:0] intcode;
10
11 wire      [5:0] ct;
12
13
14
15
16
17 codeinterpreter b2v_inst(
18   .data(data),
19   .stop(ct[0]),
20   .go(ct[1]),
21   .up(ct[2]),
22   .dwn(ct[3]),
23   .rt(ct[4]),
24   .lt(ct[5]));
25
26
27 controltranslation b2v_inst31(
28   .data(ct),
29   .inum(intcode));
30
31
32 endmodule

```

A.1.5 Counter

```

1 // Counter
2 module counter #(parameter N = 8)
3   (input logic clk,

```

```

4     input logic reset;
5     output logic [N-1:0] q;
6     always_ff @(posedge clk, posedge reset)
7       if (reset) q <= 0;
8     else q <= q + 1;
9   endmodule

```

A.1.6 Eight Bit Shift Register - Temp Memory for reader.

```

1 // 8-bit shift register
2 module eightbitshift(
3   reset,
4   data,
5   clock,
6   dout
7 );
8
9
10 input wire      reset;
11 input wire      data;
12 input wire      clock;
13 output wire     [7:0] dout;
14
15 reg    [7:0] b;
16 wire   SYNTHESIZED_WIRE_8;
17
18
19
20
21
22 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
23 begin
24   if (!SYNTHESIZED_WIRE_8)
25     begin
26       b[7] <= 0;
27     end
28   else
29     begin
30       b[7] <= data;
31     end
32 end
33
34
35 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
36 begin
37   if (!SYNTHESIZED_WIRE_8)
38     begin
39       b[6] <= 0;
40     end
41   else
42     begin
43       b[6] <= b[7];
44     end
45 end
46
47
48 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
49 begin
50   if (!SYNTHESIZED_WIRE_8)
51     begin
52       b[5] <= 0;
53     end
54   else
55     begin
56       b[5] <= b[6];
57     end
58 end
59
60
61 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
62 begin
63   if (!SYNTHESIZED_WIRE_8)
64     begin
65       b[4] <= 0;
66     end
67   else
68     begin
69       b[4] <= b[5];
70     end
71 end
72
73
74 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
75 begin
76   if (!SYNTHESIZED_WIRE_8)
77     begin
78       b[3] <= 0;
79     end
80   else
81     begin
82       b[3] <= b[4];
83     end
84 end
85
86
87 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
88 begin
89   if (!SYNTHESIZED_WIRE_8)
90     begin
91       b[2] <= 0;
92     end
93   else
94     begin
95       b[2] <= b[3];
96     end
97 end
98
99
100 always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
101 begin
102   if (!SYNTHESIZED_WIRE_8)
103     begin
104       b[1] <= 0;
105     end

```

```

106    else
107        begin
108            b[1] <= b[2];
109        end
110    end
111
112    always@ (posedge clock or negedge SYNTHESIZED_WIRE_8)
113    begin
114        if (!SYNTHESIZED_WIRE_8)
115            begin
116                b[0] <= 0;
117            end
118        else
119            begin
120                b[0] <= b[1];
121            end
122        end
123
124    assign SYNTHESIZED_WIRE_8 = ~reset;
125
126    assign dout = b;
127
128
129 endmodule

```

A.1.7 Falling Edge Detector

```

1 // Falling Edge Detector
2 module fallingedgeDetector(
3     Data,
4     clock,
5     reset,
6     trigger
7 );
8
9
10    input wire      Data;
11    input wire      clock;
12    input wire      reset;
13    output wire     trigger;
14
15    wire      SYNTHESIZED_WIRE_0;
16    wire      SYNTHESIZED_WIRE_1;
17    wire      SYNTHESIZED_WIRE_2;
18    reg       DFF_inst;
19
20
21
22
23
24    always@ (posedge SYNTHESIZED_WIRE_1 or negedge SYNTHESIZED_WIRE_0)
25    begin
26        if (!SYNTHESIZED_WIRE_0)
27            begin
28                DFF_inst <= 0;
29            end
30        else
31            begin
32                DFF_inst <= Data;
33            end
34        end
35
36        assign trigger = SYNTHESIZED_WIRE_2 & DFF_inst;
37
38        assign SYNTHESIZED_WIRE_1 = ~clock;
39
40        assign SYNTHESIZED_WIRE_2 = ~Data;
41
42        assign SYNTHESIZED_WIRE_0 = ~reset;
43
44
45 endmodule

```

A.1.8 Positive Edge Trigger

```

1 // Positive Edge Trigger
2 module PosEdgTrig(
3     Data,
4     clock,
5     reset,
6     trigger
7 );
8
9
10    input wire      Data;
11    input wire      clock;
12    input wire      reset;
13    output wire     trigger;
14
15    wire      SYNTHESIZED_WIRE_0;
16    wire      SYNTHESIZED_WIRE_1;
17    wire      SYNTHESIZED_WIRE_2;
18    reg       DFF_inst;
19
20
21
22
23
24    always@ (posedge SYNTHESIZED_WIRE_1 or negedge SYNTHESIZED_WIRE_0)
25    begin
26        if (!SYNTHESIZED_WIRE_0)
27            begin
28                DFF_inst <= 0;
29            end
30        else
31            begin
32                DFF_inst <= Data;
33            end
34        end
35
36        assign trigger = Data & SYNTHESIZED_WIRE_2;
37

```

```

38 assign SYNTHESIZED_WIRE_1 = ~clock;
39 assign SYNTHESIZED_WIRE_2 = ~DFF_inst;
40 assign SYNTHESIZED_WIRE_0 = ~reset;
41
42
43
44
45 endmodule

```

A.1.9 Eight bit Latch

```

1 // 8 bit latch
2 module latchesheight (input logic clk , rst ,
3 input logic [7:0] d,
4 output logic [7:0] q);
5 always_latch
6   if (clk) q <= d;
7   else if (rst) q <= 8'b0;
8 endmodule

```

A.1.10 Validate

```

1 // Validates two signals using XOR gates
2 module validate #(parameter N=8)
3   (input logic [N-1:0] data , inverse ,
4   output logic isValid );
5
6   assign isValid = ((data[7]^ inverse[7]) & (data[6]^ inverse[6]) &
7     (data[5]^ inverse[5]) & (data[4]^ inverse[4]) & (data[3]^ inverse[3])
8   & (data[2]^ inverse[2]) & (data[1]^ inverse[1]) & (data[0]^ inverse[0]));
9 endmodule

```

A.2 Main Controller HDL

A.2.1 Toggle FSM

```

1 //speed toggle
2 module toggle(input logic [2:0] data ,
3                 input logic clk ,
4                 output logic y);
5
6   typedef enum logic {stop , go} statetype ;
7   statetype state , nextstate ;
8
9   always_ff @(posedge clk)
10    state <= nextstate ;
11
12   always_comb
13     case (state)
14       stop: if (data == 3'b001) nextstate = go;
15       else nextstate = stop;
16       go: if (data == 3'b000) nextstate = stop;
17       else nextstate = go;
18     default: nextstate = stop;
19   endcase
20
21   assign y = (state == go);
22
23 endmodule

```

A.2.2 Left Decoder

```

1 //left decoder
2 module l_decoder (input logic [2:0] data ,
3                     output logic up , down );
4
5   always_comb
6     //up logic
7     if (data == 3'b010) up = 1'b1;
8     else if (data == 3'b100) up = 1'b1;
9     else up = 1'b0;
10
11   always_comb
12     //down logic
13     if (data == 3'b011) down = 1'b1;
14     else if (data == 3'b101) down = 1'b1;
15     else down = 1'b0;
16
17
18 endmodule

```

A.2.3 Right Decoder

```

1 //right decoder
2 module r_decoder (input logic [2:0] data ,
3                     output logic up , down );
4
5   always_comb
6     //up logic
7     if (data == 3'b010) up = 1'b1;
8     else if (data == 3'b101) up = 1'b1;
9     else up = 1'b0;
10
11   always_comb
12     //down logic
13     if (data == 3'b011) down = 1'b1;
14     else if (data == 3'b100) down = 1'b1;
15     else down = 1'b0;
16
17
18 endmodule

```

A.2.4 Speed FSM

```

1 //Speed State Machine
2 module speed(input logic clk, reset, up, down,
3               output logic [2:0]y);
4
5     typedef enum logic [2:0] {S5, S4, S3, S2, S1, S0} statetype;
6     statetype state, nextstate;
7
8     always_ff @(posedge clk)
9         if (reset) state = S3;
10        else state <= nextstate;
11
12    //nextstate logic
13    always_comb
14        case (state)
15            S5: if (down)           nextstate = S4;
16                else                 nextstate = S5;
17            S4: if (up)            nextstate = S5;
18                else if (down)      nextstate = S3;
19                else                 nextstate = S4;
20            S3: if (up)            nextstate = S4;
21                else if (down)      nextstate = S2;
22                else                 nextstate = S3;
23            S2: if (up)            nextstate = S3;
24                else if (down)      nextstate = S1;
25                else                 nextstate = S2;
26            S1: if (up)            nextstate = S2;
27                else if (down)      nextstate = S0;
28                else                 nextstate = S1;
29            S0: if (up)            nextstate = S1;
30                else                 nextstate = S0;
31        default: nextstate = S3;
32    endcase
33
34    //output logic
35    always_comb
36        case(state)
37            S5: y = 3'b010;
38            S4: y = 3'b001;
39            S3: y = 3'b000;
40            S2: y = 3'b100;
41            S1: y = 3'b101;
42            S0: y = 3'b110;
43        default: y = 3'b100;
44    endcase
45
46
47 endmodule

```

A.3 Motor Controller HDL

A.3.1 Finite State Machine 1/3 Divider

```

1 module Divide1(input logic clk,
2                  input logic reset,
3                  output logic y);
4
5     typedef enum logic [1:0] {S0, S1, S2} statetype;
6     logic [1:0] state, nextstate;
7
8     always_ff@(posedge clk, posedge reset)
9         if (reset) state <= S0;
10        else state <= nextstate;
11
12    always_comb
13        case(state)
14            S0:      nextstate <= S1;
15            S1:      nextstate <= S2;
16            S2:      nextstate <= S0;
17        default:   nextstate <= S0;
18    endcase
19    assign y = (state == S0);
20 endmodule

```

A.3.2 Finite State Machine 2/3 Divider

```

1 module Divide2(input logic clk,
2                  input logic reset,
3                  output logic y);
4
5     typedef enum logic [1:0] {S0, S1, S2} statetype;
6     logic [1:0] state, nextstate;
7
8     always_ff@(posedge clk, posedge reset)
9         if (reset) state <= S0;
10        else state <= nextstate;
11
12    always_comb
13        case(state)
14            S0:      nextstate <= S1;
15            S1:      nextstate <= S2;
16            S2:      nextstate <= S0;
17        default:   nextstate <= S0;
18    endcase
19    assign y = (state == S0 | state == S1);
20 endmodule

```

A.3.3 PWM Clock Counter

```

1 module counter #(parameter N = 10)
2                                         (input logic clk,
3                                          input logic reset,
4                                          output logic [N-1:0] q);
5
6     always_ff @(posedge clk, posedge reset)
7         if (reset) q <= 0;
8         else q <= q + 1;
9 endmodule

```

A.3.4 Speed Multiplexer

```

1 module speedMux(input logic [1:0] speed,
2                   input logic slow, med, fast,
3                   output logic q);
4
5   assign q = speed[1] ? (speed[0] ? fast : fast)
6                           : (speed[0] ? med : slow);
7 endmodule

```

A.3.5 Go Multiplexer

```

1 module goMux(input logic go,
2               input logic speed, stop,
3               output logic q);
4
5   assign q = go ? speed : stop;
6 endmodule

```

B Simulation Files

B.0.1 Robot

```

1 quietly WaveActivateNextPane {} 0
2 add wave -noupdate /Robot/reset
3 add wave -noupdate /Robot/clock
4 add wave -noupdate /Robot/b2v_inst/clock9
5 add wave -noupdate /Robot/b2v_inst/divider/IR_module
6 add wave -noupdate /Robot/b2v_inst/b2v_inst2/state
7 add wave -noupdate /Robot/b2v_inst/b2v_inst21/data
8 add wave -noupdate /Robot/b2v_inst/b2v_inst21/inverse
9 add wave -noupdate -radix unsigned /Robot/b2v_inst/rcount
10 add wave -noupdate -radix unsigned /Robot/b2v_inst/scount
11 add wave -noupdate -divider Controller
12 add wave -noupdate /Robot/b2v_inst2/clk
13 add wave -noupdate /Robot/b2v_inst2/data
14 add wave -noupdate /Robot/b2v_inst2/l
15 add wave -noupdate /Robot/b2v_inst2/r
16 add wave -noupdate -divider MC_out
17 add wave -noupdate /Robot/b2v_inst3/clk
18 add wave -noupdate /Robot/LftMotFwd
19 add wave -noupdate /Robot/LftMotRev
20 add wave -noupdate /Robot/RtMotFwd
21 add wave -noupdate /Robot/RtMotRev
22 add wave -noupdate /Robot/TreeUpdate [SetDefaultTree]
23 force sim:/Robot/reset 1 0, 0 5
24 force -freeze sim:/Robot/b2v_inst/clock9 1 0, 0 {5 ps} -r 10
25 force -freeze sim:/Robot/b2v_inst2/clk 1 0, 0 {5 ps} -r 10
26 force -freeze sim:/Robot/b2v_inst3/clk 1 0, 0 {5 ps} -r 10
27 force sim:/Robot/data 0 0, 1 10, 0 30, 1 970, 0 1420
28 run 1430
29 force sim:/Robot/data 1 10, 0 50, 1 70, 0 220, 1 240, 0 290, 1 310, 0 370, 1 390, 0 430, 1 450, 0 610, 1
       630, 0 680, 1 700, 0 740
30 run 1110
31 force sim:/Robot/data 1 10, 0 160, 1 190, 0 230, 1 250, 0 410, 1 430, 0 590, 1 610, 0 760, 1 780, 0 820,
       1 850, 0 1000, 1 1020, 0 1180, 1 1200, 0 5180, 1 6120, 0 6340, 1 6360
32 run 6800

```

B.1 IR Reader Simulations

```

1 quietly virtual signal -install /irModule { (context /irModule )&{data0 , data1 , data2 , data3 , data4
                                             , data5 , data6 , data7 } } dat
2 add wave -noupdate /irModule/reset
3 add wave -noupdate /irModule/clock
4 add wave -noupdate /irModule/clock9
5 add wave -noupdate /irModule/data
6 add wave -noupdate /irModule/funout
7 add wave -noupdate /irModule/bi
8 add wave -noupdate /irModule/b2v_inst2/state
9 add wave -noupdate -label data /irModule/dat
10 add wave -noupdate /irModule/inversed
11 add wave -noupdate /irModule/dout
12 add wave -noupdate -radix unsigned /irModule/rcount
13 add wave -noupdate -radix unsigned /irModule/scount
14 add wave -noupdate /irModule/valid
15 force sim:/irModule/reset 1 0, 0 5
16 force -freeze sim:/irModule/clock9 1 0, 0 {5 ps} -r 10
17 force sim:/irModule/data 0 0, 1 10, 0 30, 1 970, 0 1420
18 run 1430
19 force sim:/irModule/data 1 10, 0 50, 1 70, 0 220, 1 240, 0 290, 1 310, 0 370, 1 390, 0 430, 1 450, 0
       610, 1 630, 0 680, 1 700, 0 740
20 run 750
21 force sim:/irModule/data 1 10, 0 160, 1 190, 0 230, 1 250, 0 410, 1 430, 0 590, 1 610, 0 760, 1 780, 0
       820, 1 850, 0 1000, 1 1020, 0 1180, 1 1200, 0 5180, 1 6120, 0 6340, 1 6360
22 run 6500

```

B.1.1 IR Code to Primary Controller Translator Simulation

```

1 add wave -noupdate -radix unsigned /IRtoControllerTranslator/data
2 add wave -noupdate -radix unsigned /IRtoControllerTranslator/intcode
3 force sim:/IRtoControllerTranslator/data 0 0, 01000101 10, 01000100 20, 00001001 30, 00010101 40,
       01000011 50, 01000000 60, 01100101 70
4 run

```

B.1.2 Falling Edge Detection Simulation

```

1 add wave -position end sim:/fallingedgedetector/reset
2 add wave -position end sim:/fallingedgedetector/clock
3 add wave -position end sim:/fallingedgedetector/Data
4 add wave -position end sim:/fallingedgedetector/trigger

```

```

5 add wave -position end sim:/fallingedgegedetector/DFF_inst
6 force -freeze sim:/fallingedgegedetector/reset 1 0, 0 20
7 force -freeze sim:/fallingedgegedetector/clock 1 0, 0 {5 ps} -r 10
8 force sim:/fallingedgegedetector/Data 1 0, 0 15, 1 30, 0 40, 1 50, 0 65, 1 70, 0 80, 1 90, 0 93
9 run 90

```

B.1.3 Positive Edge Trigger Simulation

```

1 add wave -position end sim:/PosEdgTrig/reset
2 add wave -position end sim:/PosEdgTrig/clock
3 add wave -position end sim:/PosEdgTrig/Data
4 add wave -position end sim:/PosEdgTrig/trigger
5 add wave -position end sim:/PosEdgTrig/DFF_inst
6 force -freeze sim:/PosEdgTrig/reset 1 0, 0 20
7 force -freeze sim:/PosEdgTrig/clock 1 0, 0 {5 ps} -r 10
8 force sim:/PosEdgTrig/Data 1 0, 0 15, 1 30, 0 40, 1 50, 0 65, 1 70, 0 80, 1 90, 0 93
9 run 90

```

B.1.4 Bit Interpreter

```

1 add wave -position end sim:/bitinterpreter/data
2 add wave -position end sim:/bitinterpreter/inum
3 force sim:/bitinterpreter/data 0 0, 100 10, 1111 20, 10111 30, 11011 40, 1 50, 1101 60, 101 70, 10110 80
4 run 90

```

B.1.5 Eight bit Latch

```

1 add wave -position end sim:/latch/clk
2 add wave -position end sim:/latch/d
3 add wave -position end sim:/latch/q
4 force sim:/latch/d 0 0, 10100101 10, 0 20
5 force sim:/latch/clk 0 0, 1 10, 0 20, 1 30
6 run

```

B.1.6 Validate Sequence Simulation

```

1 add wave -position end sim:/validate/data
2 add wave -position end sim:/validate/inverse
3 add wave -position end sim:/validate/isValid
4 force sim:/validate/data 0 0, 10100101 10, 11111111 20, 00001111 40
5 force sim:/validate/inverse 0 0, 01011010 10, 00010000 20, 11110000 30
6 run 50

```

B.2 Main Controller Simulations

```

1 vsim -gui work.Controller
2
3 add wave clk
4 add wave data
5 add wave l
6 add wave r
7
8 force clk 1 0, 0 -r 5
9 force data 0 @ 0, 1 @ 10, 10 @ 20, 11 @ 35, 100 @ 60, 101 @ 80, 0 @ 100, 1 @ 110
10
11 run 120

```

B.2.1 Toggle FSM

```

1 vsim -gui work.toggle
2
3 add wave *
4
5 force clk 1 0, 0 -r 10
6 force data 0 @ 0, 1 @ 10, 10 @ 20, 11 @ 30, 0 @ 40, 100 @ 50, 101 @ 60, 110 @ 70, 111 @ 80, 1 @ 90
7
8 run 110

```

B.2.2 Left Decoder

```

1 vsim -gui work.l_decoder
2
3 add wave *
4
5 force data 0 @ 0, 1 @ 10, 10 @ 20, 11 @ 30, 100 @ 40, 101 @ 50, 110 @ 60, 111 @ 70
6
7 run 80

```

B.2.3 Right Decoder

```

1 vsim -gui work.r_decoder
2
3 add wave *
4
5 force data 0 @ 0, 1 @ 10, 10 @ 20, 11 @ 30, 100 @ 40, 101 @ 50, 110 @ 60, 111 @ 70
6
7 run 80

```

B.2.4 Speed FSM

```

1 vsim -gui work.speed
2
3 add wave *
4
5 force clk 1 0, 0 -r 10
6 force reset 1 @ 0, 0 @ 10, 1 @ 110
7 force up 0 @ 0, 1 @ 10, 0 @ 50
8 force down 0 @ 0, 1 @ 50
9
10 run 140

```

B.3 Motor Controller Simulations

```
1 vsim -gui work.MotorController
2
3 add wave clk
4 add wave reset
5 add wave gnd
6 add wave left
7 add wave right
8 add wave leftFwdOut
9 add wave leftRvrsOut
10 add wave rightFwdOut
11 add wave rightRvrsOut
12
13 force clk 1 0, 0 -r 5
14 force reset 1 @ 0, 0 @ 5
15 force gnd 0
16 force left 0000 @ 0, 0001 @ 20000, 0011 @ 40000, 0101 @ 60000, 1001 @ 80000, 1011 @ 100000, 1101 @
17 120000, 1100 @ 140000
18 force right 0000 @ 0, 0001 @ 20000, 0011 @ 40000, 0101 @ 60000, 1001 @ 80000, 1011 @ 100000, 1101 @
19 120000, 1100 @ 140000
19 run 160000
```

B.3.1 Pulse-Width Modulator

```
1 vsim -gui work.PWM
2
3 add wave clock
4 add wave reset
5 add wave low
6 add wave med
7 add wave high
8
9 force reset 1 @ 5, 0 @ 10
10 force clock 1 0, 0 -r 5
11 run 50000
```

B.3.2 1/3 FSM Divider

```
1 vsim -gui work.Divide1
2
3 add wave clk
4 add wave reset
5 add wave y
6
7 force reset 0
8 force clk 1 0, 0 -r 5
9 run 120
```

B.3.3 2/3 FSM Divider

```
1 vsim -gui work.Divide2
2
3 add wave clk
4 add wave reset
5 add wave y
6
7 force reset 0
8 force clk 1 0, 0 -r 5
9 run 120
```

B.3.4 PWM Clock Counter

```
1 vsim -gui work.counter
2
3 add wave clk
4 add wave reset
5 add wave q
6
7 force reset 1 @ 5, 0 @ 10
8 force clk 1 0, 0 -r 5
9 run 1200
```

B.3.5 Speed Multiplexer

```
1 vsim -gui work.speedMux
2
3 add wave speed
4 add wave slow
5 add wave med
6 add wave fast
7 add wave q
8
9 force slow 0 @ 0, 1 @ 50
10 force med 0 @ 0, 1 @ 150
11 force fast 0 @ 0, 1 @ 250, 0 @ 300, 1 @ 350
12 force speed 00 @ 0, 01 @ 100, 10 @ 200, 11 @ 300
13
14 run 400
```

B.3.6 Go Multiplexer

```
1 vsim -gui work.goMux
2
3 add wave speed
4 add wave go
5 add wave stop
6 add wave q
7
8 force speed 1
9 force go 0 @ 0, 1 @ 200
10 force stop 0
11
12 run 400
```

B.3.7 Direction Multiplexer

```
1 vsim -gui work.demux
2
3 add wave Select
4 add wave Data
5 add wave OutLow
6 add wave OutHigh
7
8 force Select 0 @ 0, 1 @ 100, 0 @ 200, 1 @ 300
9 force Data 0 @ 0, 1 @ 200
10 run 400
```