


## Explanation of Implementation


The transmitting module has been implemented through 1 8-bit, four depth array TXBUF that is used with bitwise shift right operation to create the shift register. Another temporary reg sendingReg is used to send the chosen byte without altering the original value; thus, protecting the data from serialization for TX signal. TX signal starts as high and only dropped when the transmission starts as a starting bit, in every state change except for transmission, the sendingReg, start and stop bits are updated through the TXBUF to keep the new value in the sendingReg, read to be transmitted. Furthermore, the baud rate is chosen as 115200 and 1 bit is sent throughout the 867 clock cycles. Transmission starts when dataTransmit is high, which starts both the baudratecounter and bitcounter. Bit counter is used to count the number of bits sent over TX throughout the baudrate while baudratecounter is used to keep the current data across the 867 clock cycles. After the bitCounter is 10, the transmission stops, TX becomes 1 and it goes back to waiting state for further input. sendingReg is serialized through bitwise shift right operator and [] operator to extract the one bit into TX signal.



The receiver module has a similar implementation with 4 x 8-bit RXBUF that is used through bitwise left shift operation to transfer the new data throughout the register. Recieveing\_sgnl is used to detect the change of RX from 1 to 0, which starts the transition from waiting to receiving and sampling the RX signal. RX signal is sampled by counting half of the 867 clock which is 433 to midSample the current RX to the place in the reg which is the value of countBit and when the full baudrate is complete, it samples the next data in sync with TX while also similar to transmission module, counting the data received and waiting for stop bit to process the information. When TX = 1 from 0 and bitCount is 10, the module goes into load state to load the unserialized RX input into the RXBUF while shifting all the other concurrent data to left.



The seven-segment display takes the input of transmission and receiver modules, which outputs their concurrent RXBUF AND TXBUF. According to the input, the module loads the chosen data from these two registers at load state and shows it through sevenSegmentOut reg. It is primarily same as state diagram.



Main module connects all 3 essential modules for the operation of UART.





















## 7-Segment Display State Diagram

