# Final Project Finite State Machine Cow Drinks

Emma Burkett 07/23/2024

# Description of the Project:

This project has five states that indicate when a 'cow' should drink water and expel the water. The drinking is controlled by the potentiometer and the current state is indicated by the offboard red, yellow, and green LEDs. The state is also indicated by the seven-segment display. The analog input is displayed by the on-board LEDs for testing as sometimes the potentiometer is a little finicky.

### First Peer Review:

Jared suggested taking our original reminder to drink water for a human and turn it into a cow. The project was much more interesting this way, so we changed it.

Michael suggested that we make our timer module accommodate all our timers into one always block. This added an interesting addition to our finite state machine.

### Second Peer Review:

We didn't remember to do an official second peer review, but we did have quite a few peers look over our project, like Val and Jerad. And they were very positive and supportive.

### Conclusion Statement:

The finite state machine, the seven segment display, and the off-board LEDs had 100% functionality. Incorporating Brother Jack's modified ADC code proved difficult. We got it to run but it would occasionally have errors due to how our timers were set up. The seven-segment display would sometimes display values that we did not write. We also should have included a default value for our seven-segment display, but we ran out of time.

Other than that one error our code functioned as expected so in total we had about 99% functionality. Our Video demonstration does not include the potentiometer in it because we ran out of time, and we had already demonstrated it to Brother Jack.


Because our output logic relies on the next state instead of the current state the finite state machine is Mealy than Moore because the outputs do not wait for the clock cycle. This was an error born from misunderstanding lab 7 and the fact that the pulses happened a clock cycle too late, and the states would change unexpectedly on us. Brother Jack told us we could simulate it and identify the error and that would probably fix the seven-segment display but unfortunately due to time constraints we never got to it.

Please see the PDF for Finite State Machine details.


# Code for test bench:

```
module state machine top tb(
    );
    // This is a basic testbench for the finite state machine
    reg clk;
    reg btnC;
    wire [6:0] JC;
    wire [7:0] JB;
     // Instance of the state machine.
    state machine top state inst(.clk(clk), .btnC(btnC),
                                    .JC(JC), .JB(JB);
    // Run the clock at 10MHz
    always #5 clk = !clk;
    initial
        begin
             // Instantiate values like clk and reset(BTNC)
             clk = 1;
             btnC = 0;
             #20 btnC = 1;
             #20 btnC = 0;
             #1000 $finish;
        end
endmodule
```

# Test Bench images for finite state machine only!:




Simulation 1: Finite state Machine Test Bench



Implementation 1: Finite State Machine Only


Test bench images for finite state Machine and seven seg display:




Simulation 2: After instantiating the seven segment display code we ran the same test bench again. It probably should not have worked because we didn't pass in an, seg, and dp into our state machine instantiation but it did.



Simulation 2b: Zoomed in to see the an[3:0] value changing and the seq[6:0] value.



Schematic 1: This schematic is cool because it is so visible it is only the state machine and the segment display.




Implementation 2: Finite state machine and seven segment display

# Additional Project Description and Video:


Here is our video demonstration on YouTube. It does not include the potentiometer; however we did demonstrate that functionality to Brother Jack on Monday or Friday. It does include the 7-segment display and the off board LEDs. The off board LEDs form the word cow, and they have three LEDs that turn on corresponding to what state you are in. You can refer to the PDF submitted with this document that outlines how long each state lasts and which red, yellow, or green LED lights up. The only state not demonstrated here is the 'cow dead' state as the cow dead state needs the potentiometer to have functionality.

https://youtu.be/750V4b0kyMk


Images for the whole project: Note no simulation for the ADC data due to time constraints.



Implementation 3: Finite State Machine, Seven Seg Display, and Potentiometer.



Schematic 2: Finite State Machine, Seven Seg Display, and Potentiometer



Schematic 2b: Closer Images and Overview

# Top Module

```
module state machine top(
    input clk, btnC,
    input [7:0] JXADC,
    output [6:0] JC,
    output [7:0] JB,
    output [15:0] led,
    output [6:0] seq,
    output [3:0] an,
    output
              dp
    );
    wire [11:0] adc data;
    wire [14:0] offboard leds;
    assign JB = offboard leds[14:7];
    assign JC = offboard leds[6:0];
    wire [31:0] seven seq;
    clk gen clk inst(.clk(clk), .reset(btnC),
.clk 1Hz(clk 1Hz));
    next cow logic cow logic inst(
        .tm4 done(tm_done),
        .tm5_done(tm_done),
        .tm6 done(tm done),
        .tm7 done(tm done),
        .clk(clk 1Hz),
        .btnC(btnC),
        .start tm5(start tm5),
```

```
.start tm4(start tm4),
    .start tm6(start tm6),
    .start tm7(start tm7),
    .next state(next_state),
    .seven seg(seven seg),
    .offboard led(offboard leds),
    .water content(adc data)
);
timers timers inst(
    .tm4 start(start tm4),
    .tm5 start(start tm5),
    .tm6 start(start tm6),
    .tm7 start(start tm7),
    .clk 1Hz(clk),
    .tm done(tm done)
);
potentiometer cow potent cow(
    .clk(clk),
    .JXADC (JXADC),
    .led(led),
    .adc data(adc data)
    );
sseg x4 top sseg inst(
    .seg(seg),
```

```
.an(an),
.dp(dp),
.clk(clk),
.rst(btnC),
.disp_data(seven_seg)
);
```

# 1 Hz Clock:

```
module clk_gen(
    input clk, reset,
    output reg clk 1Hz
    );
    //reg [15:0] Q;
    reg [26:0] Q;
    always @(posedge clk, posedge reset)
        if (reset)
           begin
               Q <= 0;
               clk 1Hz <= 0;
            end
        else if (Q < 50000000)
            Q \le Q +1;
        else
            begin
               Q <= 0;
               clk_1Hz <= !clk_1Hz;
            end
```

# Next State Logic:

```
module next cow logic (
    input tm6 done, tm7 done, tm5 done, tm4 done, clk, btnC,
[11:0] water content,
    output reg start tm5, start tm4, start tm7, start tm6,
    output reg [14:0] next state,
   output reg [31:0] seven seg,
    output reg [14:0] offboard led
    );
   wire [14:0] cow drinks;
   wire [14:0] cow happy;
   wire [14:0] cow potty;
   wire [14:0] cow thirst;
   wire [14:0] cow dead;
    assign cow drinks [14:0] = 15'b111111111111100;
    assign cow happy [14:0] = 15'b1111111111111000;
    assign cow potty [14:0] = 15'b1111111111111010;
    assign cow thirst [14:0] = 15'b111111111111001;
    assign cow dead [14:0] = 15'b00000000000000;
    reg [14:0] state;
    //Flip flops for state
    always @(posedge clk, posedge btnC)
        if (btnC)
            state <= cow thirst;</pre>
        else
```

```
state <= next state;</pre>
always @ *
    case(state)
        cow drinks:
            if(water content[3] == 1'b1 && tm5 done)
                next state = cow happy;
            else if (water content[3] == 1'b0 && tm5 done)
                next state = cow dead;
            else
                next state = cow drinks;
        cow happy:
            if (tm6 done)
                next state = cow potty;
            else
                next state = cow_happy;
        cow_potty:
            if (water content[3] == 0'b0 && tm7 done)
                next state = cow thirst;
            else if (water content[3] == 1'b1 && tm7_done)
                next state = cow dead;
            else
                next state = cow_potty;
        cow thirst:
            if (tm4 done)
                next state = cow drinks;
            else
```

```
next state = cow thirst;
        cow dead:
            next state = cow dead;
        default:
            next state <= cow thirst;</pre>
    endcase
// Output logic
always @(next state)
    case(next state)
        cow drinks: //0h20
            begin
                start tm4 = 0;
                start tm5 = 1;
                start tm6 = 0;
                start tm7 = 0;
                offboard led = cow drinks;
                seven seg = 32'h100200ff;
            end
        cow happy: //c001
            begin
                start tm4 = 0;
                start tm5 = 0;
                start tm6 = 1;
                start tm7 = 0;
                offboard led = cow happy;
                seven seg = 32'h0c000001;
            end
```

```
cow potty: //pee
    begin
        start tm4 = 0;
        start tm5 = 0;
        start tm6 = 0;
        start tm7 = 1;
        offboard_led = cow_potty;
        seven seg = 32'h180e0eff;
    end
cow thirst: //glug
    begin
        start tm4 = 1;
        start tm5 = 0;
        start tm6 = 0;
        start tm7 = 0;
        offboard led = cow thirst;
        seven seg = 32'h09011d09;
    end
cow_dead: //beef
    begin
        start tm4 = 0;
        start tm5 = 0;
        start tm6 = 0;
        start tm7 = 0;
        offboard led = cow dead;
        seven seg = 32'h0b0e0e0f;
    end
```

# default: begin //potty start\_tm4 = 0; start\_tm5 = 0; start\_tm6 = 0; start\_tm7 = 1; offboard\_led = cow\_potty; seven\_seg = 32'h190e0eff; end

endcase

```
// Timers for 4, 5, 6, & 7 seconds
module timers(
    input tm4 start, tm5 start, tm6 start, tm7 start, clk 1Hz,
    output reg tm done
    );
    wire start tm4 pulse;
    wire start tm5 pulse;
    wire start tm6 pulse;
    wire start tm7 pulse;
    reg [2:0] Cnt;
    reg [2:0] Cnt limit;
    reg start tm4 dlyl;
    reg start tm5 dlyl;
    reg start tm6 dlyl;
    reg start tm7 dlyl;
    always @ (posedge clk 1Hz)
        begin
            start tm4 dlyl <= tm4 start;</pre>
            start tm5 dlyl <= tm5 start;</pre>
            start tm6 dlyl <= tm6 start;</pre>
            start tm7 dlyl <= tm7 start;</pre>
        end
    assign start tm4 pulse = tm4 start && !start tm4 dlyl;
```

```
assign start tm5 pulse = tm5 start && !start tm5 dlyl;
assign start tm6 pulse = tm6 start && !start tm6 dlyl;
assign start tm7 pulse = tm7_start && !start_tm7_dlyl;
// Integrated clock signals!
always @ (posedge clk 1Hz)
    if (start tm4 pulse)
        begin
             Cnt <= 0;
             tm done <= 0;
             Cnt limit <= 2;</pre>
         end
    else if (start tm5 pulse)
        begin
             Cnt <= 0;
             tm done <= 0;</pre>
             Cnt limit <= 3;</pre>
        end
    else if (start tm6 pulse)
        begin
             Cnt <= 0;
             tm done <= 0;</pre>
             Cnt limit <= 4;</pre>
         end
    else if (start tm7 pulse)
        begin
             Cnt <= 0;
             tm done <= 0;</pre>
```

```
Cnt_limit <= 5;
end
else if (Cnt < Cnt_limit)
   Cnt <= Cnt +1;
else
   tm_done <= 1;</pre>
```

```
// Brother Jacks modified code - we remove the seven segment
display and output adc data
module potentiometer cow(
   input clk,
   input [7:0] JXADC,
  output reg [15:0] led,
  output reg [11:0] adc data
 );
   wire [15:0] data out; //Dynamic Reconfiguration Port (DRC)
data output
   wire [15:0] data in; // DRC data input
   wire [15:0] aux channel n, aux channel p; // Analog
differential inputs
   wire [6:0] DRP address in; //
  wire eoc pulse; // use "End of Conversion" (EOC) to enable
DRP
   wire dwe in; // DRC write enable
  assign DRP address in = 7'h16;
  // Analog inputs
  assign aux channel p = \{JXADC[3], JXADC[1], 6'bzz zzzz,
JXADC[2], JXADC[0], 6'bzz zzzz};
  assign aux channel n = \{JXADC[7], JXADC[5], 6'bzz_zzzz,
```

JXADC[6], JXADC[4], 6'bzz zzzz);

```
/* INIT 40 description
                                9 8 7 6 5
  15 14
         13
              12
                   11
                            10
    3
         2
              1
                   0
CAVG, 0, AVG1, AVG0, MUX, Bip/Uni', Event/Cont', ACQ, 0, 0, 0,
CH4, CH3, CH2, CH1, CH0
CAVG = 1 to disable Calibration Averaging
AVG1, AVG0: 00 No Sample Averaging, 01 Average 16, 10 Average
64, 11 Average 256
MUX = 1 to enable external Multiplexer Mode
ACQ = 1 to increase settling time to 6 clock cycles (single chan
mode)
CH4 CH3 CH2 CH1 CH0
00000 On-Chip temp
00001 VCCINT
00010 VCCAUX
00011 VP, VN
00100 VREFP (1.25V)
00101 VREFN (0V)
00110 VCCBRAM
01101 VCCPINT
01110 VCCPAUX
01111 VCCO DDR
1XXXX Select Auxiliary Input Channel XXXX (0-15) */
/* INIT 41 description
15
      14
            13
                 12
                        11
                              10 9
                                         8
                                              7 6
                                                            5
```

assign dwe in = 1'b0;

2

3

1 0

```
SEQ3, SEQ2, SEQ1, SEQ0, ALM6, ALM5, ALM4, ALM3, CAL3, CAL2,
CAL1, CALO, ALM2, ALM1, ALM0 OT
SEQ3 SEQ2 SEQ1 SEQ0
0000 Default sequencer (monitors default voltages)
0001 Single pass sequence
0010 Continuous Sequence mode
0011 Single channel mode (Sequencer off)
01xx Simultaneous sampling mode
10xx Independent ADC mode
11xx Default mode
CAL3 = 1 Enables Supply sensor offset and gain correction
CAL2 = 1 Enables Supply sensor offset correction
CAL1 = 1 Enables ADC offet and gain correction
CALO = 1 Enables ADC offset correction
ALMx = 1 to disable respective alarm
OT = 1 to disable Over temperature signal */
/* INIT 42 description
     14 13 12 11 10 9 8 7 6 5 4 3 2 1
15
\cap
CD7, CD6, CD5, CD4, CD3, CD2, CD1, CD0, 0, 0, PD1, PD0, 0, 0,
\cap
CD7-CD0 Sets the DCLK division (minimum is 2, maximum is 255)
PD1 PD0
00 = ALL ADC Blocks powered up
10 = ADC B powered down
11 = XADC Blocks powered down */
//xadc instantiation connect the eoc out .den in to get
continuous conversion
```

```
XADC #(
// Initializing the XADC Control Registers
.INIT 40(16'h8016),//For Aux6 continuous sampling and no
averaging: 16'h8016
.INIT 41(16'h3fff),//For Single channel, all alarms off, all
calibration off: 16'h3fff
.INIT 42(16'h0400), // Set DCLK divider to 4, ADC = 1Msps, DCLK =
100MHz
// not using the following registers
.INIT 48(16'h0000),// not using sequencer
.INIT 49(16'h0000),// not using sequencer
.INIT 4A(16'h0000),// not using averaging
.INIT 4B(16'h0000), // No averaging on external channels
.INIT 4C(16'h0000),// Sequencer Bipolar selection
.INIT 4D(16'h0000),// Sequencer Bipolar selection
.INIT 4E(16'h0000),// Sequencer Acq time selection
.INIT 4F(16'h0000),// Sequencer Acq time selection
.INIT 50(16'hb5ed),// Temp upper alarm trigger 85°C
.INIT 51(16'h5999), // Vccint upper alarm limit 1.05V
.INIT 52(16'hA147),// Vccaux upper alarm limit 1.89V
.INIT 53(16'h0000),// OT upper alarm limit 125°C using automatic
shutdown
.INIT 54(16'ha93a),// Temp lower alarm reset 60°C
.INIT 55(16'h5111), // Vccint lower alarm limit 0.95V
.INIT 56(16'h91Eb),// Vccaux lower alarm limit 1.71V
.INIT 57(16'hae4e),// OT lower alarm reset 70°C
.INIT 58(16'h5999),// VCCBRAM upper alarm limit 1.05V
.INIT 5C(16'h5111)// VCCBRAM lower alarm limit 0.95V
//.SIM MONITOR FILE("sensor input.txt")
```

```
// Analog Stimulus file. Analog input values for simulation
XADC INST ( // Connect up instance IO. See UG480 for port
descriptions
.CONVST(GND BIT), // not used
.CONVSTCLK(GND BIT), // not used
.DADDR(DRP address in),
.DCLK(clk),
.DEN(eoc pulse),
.DI (data in),
.DWE (dwe in),
.RESET(),// not used
.VAUXN(aux channel n[15:0]),
.VAUXP(aux channel p[15:0]),
.ALM(),
.BUSY(),
.CHANNEL(),
.DO(data out),
.DRDY(),
.EOC(eoc pulse),
.EOS(),
.JTAGBUSY(),// not used
.JTAGLOCKED(),// not used
.JTAGMODIFIED(),// not used
.OT(),
.MUXADDR(),// not used
.VP(VP IN),
.VN(VN IN)
```

```
always @ (posedge clk)
   if (eoc pulse)
   begin
     adc data <= data out >> 4;
   end
//led thermometer dmm
 always @(adc data)
begin
   case (adc data[11:8])
     1:
         led <= 16'b0000000000000011;</pre>
     2:
         led <= 16'b000000000000111;</pre>
         led <= 16'b000000000001111;</pre>
     3:
     4:
         led <= 16'b000000000011111;</pre>
     5:
         led <= 16'b000000000111111;</pre>
     6:
         led <= 16'b000000001111111;</pre>
     7:
         led <= 16'b00000000111111111;</pre>
     8:
         led <= 16'b0000000111111111;</pre>
     9:
         led <= 16'b0000001111111111;</pre>
     10: led <= 16'b0000011111111111;</pre>
     11: led <= 16'b000011111111111;
     12: led <= 16'b000111111111111;
     13: led <= 16'b001111111111111;</pre>
     14: led <= 16'b011111111111111;
```

15: led <= 16'b11111111111111;

);

default: led <= 16'b0000000000000001;</pre>

endcase

end

```
module sseg x4 top(
    output [6:0] seq,
   output [3:0] an,
    output
             dp,
          clk,
    input
          rst,
    input
    input [31:0] disp data
    );
   wire clkd;
   wire [7:0] hex num;
   /* Divides the clock */
    clk gen SEG clk gen SEG inst(.clk div(clkd), .clk(clk),
.rst(btnC));
   /* Selects the digit */
    digit selector digit selector(.digit sel(an), .clk(clkd),
.rst(btnC));
    /* Decided which switches to listen to */
   hex_num_gen hex_num_gen(.hex_num(hex_num), .digit sel(an),
.sw(disp data));
    /* The display */
    sseg display sseg(.seg(seg), .dp(), .sw(hex num));
    assign dp = (an == 4'b0111)?1'b0:1'b1;
```

```
module clk gen SEG(
   output clk div,
   input clk,
   input rst
   );
   reg [25:0] cntr; // Holds the 26-bit count
   assign clk_div = cntr[18]; // bit 18 is 190 Hz, bit 17 is
380 Hz
   /* Implements the 26-bit counter */
   always @ (posedge clk, posedge rst)
       begin
           if (rst)
               cntr <= 26'b0;  // Resets the counter</pre>
           else if (clk)
               cntr <= cntr + 1; // Increment the counter each</pre>
clock tick
       end
endmodule
```

```
/* Determines which digit is lit up */
    always @ (posedge clk, posedge rst)
    begin
         if (rst)
             digit_sel <= 4'b1110; // Resets to the least</pre>
significant digit
         else
             case (digit sel)
                  4'b1110:
                         digit sel <= 4'b1101;
                  4'b1101:
                         digit sel <= 4'b1011;</pre>
                  4'b1011:
                        digit sel <= 4'b0111;
                  4'b0111:
                         digit sel <= 4'b1110;
                  default:
                         digit sel <= 4'b1110;</pre>
             endcase
     end
```

```
/* Generates the number that syncs the switches with the correct
digit */
module hex num gen (
   output reg [7:0] hex_num,
   input [3:0] digit sel,
   input [31:0] sw
   );
   /* Generates the number that syncs the switches with the
correct digit */
   always @ (*)
       begin
           case (digit sel)
              4'b1110: hex num = sw[7:0]; // Sets the first
digit
              4'b1101: hex num = sw[15:8]; // Sets the
second digit
              4'b1011: hex num = sw[23:16]; // Sets the
third digit
              4'b0111: hex num = sw[31:24]; // Sets the
fourth digit
              off
           endcase
       end
```

```
module sseg display(
    output reg [6:0] seg,
    output dp,
    input [7:0] sw
    );
    assign dp = 1'b1; // Force the decimal point off
    /* Change the number on the display each time a different
       sequence of switches are flipped */
    always @ (sw)
       begin
            if(sw == 8'h00)
                            seg = 7'b1000000; //0
            else if (sw == 8'h01) seg = 7'b1111001; //1
            else if (sw == 8'h02) seq = 7'b0100100; //2
            else if (sw == 8'h03) seg = 7'b0110000; //3
            else if (sw == 8'h04) seg = 7'b0011001; //4
            else if (sw == 8'h05) seg = 7'b0010010; //5
            else if (sw == 8'h06) seq = 7'b0000010; //6
            else if (sw == 8'h07) seg = 7'b1111000; //7
            else if (sw == 8'h08) seq = 7'b0000000; //8
            else if (sw == 8'h09) seg = 7'b0010000; //9
            else if (sw == 8'h0a) seg = 7'b0001000; //A
            else if (sw == 8'h0b) seq = 7'b0000011; //b
            else if (sw == 8'h0c) seq = 7'b1000110; //C
            else if (sw == 8'h0d) seg = 7'b0100001; //d
            else if (sw == 8'h0e) seg = 7'b0000110; //E
            else if (sw == 8'h0f) seq = 7'b0001110; //F
```

```
else if (sw == 8'h10) seg = 7'b0001001; //H
            else if (sw == 8'h18) seg = 7'b0001100; //P
            else if (sw == 8'h1d) seg = 7'b1000001; //U
            else if (sw == 8'hff) seg = 7'b1111111;// blank
            else if (sw == 8'hf0) seq = 7'b1001100; // first
part m
            else if (sw == 8'hf1) seg = 7'b1011000; // last half
            else seg = 7'b1111111;
//
            //H20 //mad // f0f10a0d
//
            else if (sw == 8'h10) seg = 7'b0001001; //H
//
            else if (sw == 4'h2) seq = 7'b0100100; //2
//
            if(sw == 4'h0) seg = 7'b1000000; //0
//
           //coo1
//
            else if (sw == 4'hc) seq = 7'b1000110; //C
//
           if(sw == 4'h0)
                           seg = 7'b1000000; //0
//
            if(sw == 4'h0)
                                seq = 7'b1000000; //0
//
            else if (sw == 4'h1) seq = 7'b1111001; //1
//
            //PEE
//
            else if (sw == 8'h18) seq = 7'b0001100; //P 190e0e
//
            else if (sw == 4'he) seg = 7'b0000110; //E
//
            else if (sw == 4'he) seg = 7'b0000110; //E
           //bEEF
//
//
            else if (sw == 4'hb) seq = 7'b0000011; //b
//
            else if (sw == 4'he) seg = 7'b0000110; //E
```

```
//
            else if (sw == 4'he) seg = 7'b0000110; //E
//
            else if (sw == 4'hf) seg = 7'b0001110; //F //
0b0e0e0f
//
            //91U9 glug
//
            else if (sw == 8'h09) seg = 7'b0010000; //9
//
            else if (sw == 8'h01) seg = 7'b11111001; //1
//
            else if (sw == 8'h1d) seg = 7'b1000001; //U
            else if (sw == 8'h09) seg = 7'b0010000; //9
//
//
           //dEAd
//
            else if (sw == 8'h0d) seg = 7'b0100001; //d
            else if (sw == 8'h0e) seg = 7'b0000110; //E
//
//
            else if (sw == 8'h0a) seg = 7'b0001000; //A
//
            else if (sw == 8'h0d) seg = 7'b0100001; //d
        end
```

# Description of the Project:

This project has five states that indicate when a 'cow' should drink water and expel the water. The drinking is controlled by the potentiometer and the current state is indicated by the offboard red, yellow, and green LEDs. The state is also indicated by the seven-segment display. The analog input is displayed by the on-board LEDs for testing as sometimes the potentiometer is a little finicky.

### First Peer Review:

Jared suggested taking our original reminder to drink water for a human and turn it into a cow. The project was much more interesting this way, so we changed it.

Michael suggested that we make our timer module accommodate all our timers into one always block. This added an interesting addition to our finite state machine.

### Second Peer Review:

We didn't remember to do an official second peer review, but we did have quite a few peers look over our project, like Val and Jerad. And they were very positive and supportive.

### Conclusion Statement:

The finite state machine, the seven segment display, and the off-board LEDs had 100% functionality. Incorporating Brother Jack's modified ADC code proved difficult. We got it to run but it would occasionally have errors due to how our timers were set up. The seven-segment display would sometimes display values that we did not write. We also should have included a default value for our seven-segment display, but we ran out of time.

Other than that one error our code functioned as expected so in total we had about 99% functionality. Our Video demonstration does not include the potentiometer in it because we ran out of time and we had already demonstrated it to Brother Jack.

Because our output logic relies on the next state instead of the current state the finite state machine is Mealy than Moore because the outputs do not wait for the clock cycle. This was an error born from misunderstanding lab 7 and the fact that the pulses happened a clock cycle too late, and the states would change unexpectedly on us. Brother Jack told us we could simulate it and identify the error and that would probably fix the seven-segment display but unfortunately due to time constraints we never got to it.