# ECE241 Final Project

Ukulele Tuner and Player



Yi Jia Zhang, Zetong Zhao

December 2, 2019

1	Introduction (Overview)	4
2	The Design (Module Specification)	4
	2.1 speaker_out (Block diagram in Appendix A Figure 2)	5
	2.1.1 audio controller	5
	2.1.2 Filter	5
	2.1.3 playtone	5
	2.2 maxFreqDetect (Block diagram in Appendix A Figure 3)	5
	2.2.2 max_finder and maxFreq	5
	2.2.3 Tonecheck	6
	2.3 mouse_display (Block diagram in Appendix A Figure 4)	6
	2.3.1 transfer	6
	2.3.1 datapath and control	6
	2.3.3 VGA_controller	6
3	Report on Success	7
	3.1 Success	7
	3.2 Failure	7
N	ext Steps (what can be done differently)	8
A	ppendix A: Schematic	8
Appendix B: Verilog Code		10
	B.0 Top Level(Tuner)	10
	B.1 Audio (speaker_out/ Filter/FFT/playtone)	13
	B.1.0 speaker_out	13
	B.1.1 Filter	18
	B.1.2 FFT(IP core)	21
	B.1.3 playtone	24
	B.2 maxFreqDetect (maxFreqDetect / max_finder/ maxFreq/ toneCheck)	26
	B.2.0 maxFreqDetect	26
	B.2.1 max_finder	27
	B.2.2 maxFreq	29
	B.2.3 toneCheck	30
	B.3 VGA display (mouse_display/ ps2_mouse/ transfer/ram)	33
	B.3.0 mouse_display(datapath, control)	33
	B.3.1 ps2_mouse(hex_decoder)	45
	B.3.2 transfer	47
	B.3.3 ram for mouse erase(IP core)	49
	B.3.4 VGA_display	53
	B.4 Audio_controller(Eecg.toronto.edu, 2019)	70
	B.4.1 Altera_UP_Audio_Bit_Counter	70

Reference	125
Appendix C	125
B.5.3 Altera_UP_PS2_Command_Out	118
B.5.2 Altera_UP_PS2_Data_In	113
B.5.1 Altera_UP_PS2	108
B.5 PS2_controller (Eecg.toronto.edu, 2019)	107
B.4.9 i2c controller	104
B.4.8 avconf (Eecg.toronto.edu, 2019)	100
B.4.7 Altera_UP_Avalon_Audio	94
B.4.6 Audio_Clock	87
B.4.5 Altera_UP_SYNC_FIFO	84
B.4.4 Altera_UP_Clock_Edge	82
B.4.3 Altera_UP_Audio_Out_Serializer	77
B.4.2 Altera_UP_Audio_In_Deserializer	72

## 1 Introduction (Overview)

This project's objective is to implement a *pitch tuner* as well as a *tone player* for Ukulele using FPGA board (DE1-SoC). This topic is brought up due to the team members' common interest in signal processing. The final product allows the user to select between the two major features by using a switch on the FPGA board.

In the *tuner* mode, the users need to first input a note number that they want to tune using the switches on the board. After the above action has been made, the system takes in a note played by the ukulele through the mic-input port on De1-SoC and feed the signal into a module called Audio Controller, which would then converts the analog input signal into digital. Once the audio sample is ready, it is passed in to the module call "Fast Fourier Transform" (FFT) in order to transform the time domain sample into data in frequency domain. Then, the next module is responsible for detecting peaks in the signal. The selected peaks are then being sent to the tone check module to determine whether the note played by the user is higher or lower than the desired tone. After the comparison is completed, the output would be shown on the screen display.

The *tone player* mode is controlled by a mouse that is connected to the PS2 port on the FPGA, the user can use the cursor to click on a string that is drawn on the VGA display and hear the corresponding note played through the speaker, which is connected to the line-out port on the board. The system first detects the user's input by determining the location of clicks that are sent by the mouse. The positions are then being converted into the associated note number, this information is sent to the next module for generating the wanted frequency as digital signal. The signal is being fed to the Audio Controller which converts the digital into analog signal, then passed the converted data to the line-out port on the DE1-SoC.

The detailed function of each individual module is discussed in the following sections of this report.

# 2 The Design (Module Specification)




Figure 1 Top Level View

As shown in Figure 1, the Ukulele tuner system contains three major components: speaker\_out, maxFreqDetect, and mouse\_display. The speaker\_out module is in charge of getting the user's input and converts the signal into an analysiable form and output selected frequency, it comprised three sub-parts: the Audio Controller, filter, and playtone. The maxFreqDetect module is responsible for analysing the transformed data received from the previous module (speaker\_out), maxFreqDetect consists of three instances: max\_finder, maxFreq, and tonecheck. Lastly, the mouse\_display module is the VGA display in this project, it has four sub-parts: transfer, datapath, control, VGA\_controller, which shows the mouse's cursor as well as the project display on the screen.

#### 2.1 speaker out (Block diagram in Appendix A Figure 2)

#### 2.1.1 audio controller

The audio controller module used in this project is provided online by the University of Toronto[Reference 3]. This module uses the Audio CoDec in the FPGA, it receives the analog signals input from the mic-in port, and converts it into digital signals that can be processed by computers. For this project, both the analog to digital, and digital to analog functions are needed. Therefore, an 2to1 selector is added to the module. This selector is controlled by *switch0* on the FPGA board for swapping between the two modes of the system: 1 for *tuner* and 0 for *tone player*.

#### 2.1.2 Filter

The filter module is used when the mode selector is put to *tuner* mode, it consists the FFT IP core provided by Altera [B.1.2]. This IP core is used to transform the time domain signal passed in by audio controller into data in frequency domain. The output of FFT have a real stream as well as an imaginary stream. The filter module then process the two sets of data to find the squared magnitude ( $magnitude^2 = real^2 + imag^2$ ) and send the calculated magnitude to the next module named maxFreqDetect.

#### 2.1.3 playtone

The playtone module is used when the user selects *tone player* mode. This module takes in the user input through mouse\_display (section 2.3). The transfer instance (section 2.3.1) in mouse\_display would send back the note number selected by the user. Playtone takes this note number and generates the corresponding frequency. The data are then being streamed back to the audio controller to convert into analog signal. The converted signal is sent out from the line-out port on the FPGA. The desired musical note would be heard from the speaker that is connected to the line-out port.

#### 2.2 maxFreqDetect (Block diagram in Appendix A Figure 3)

## 2.2.2 max\_finder and maxFreq

As the name suggests, these module is used to detect the peak frequency according to the output from fourier transformation. Since the FFT will output N (N is chosen to be 1024 in this project) points that are evenly distributed between the sampling frequency (Fs = 48kHz) range, the interval between each sampling point is Fs/N. The maximum magnitude is found linearly, and using the index of the point

that has the largest magnitude (I), multiply it by the sampling interval ( $maxFreq = I_{max} * (Fs/N)$ ), the frequency is then being acquired.

#### 2.2.3 Tonecheck

After getting the frequency of the sample point that has the maximum magnitude, the associated frequency is then being fed to the tonecheck module. This module first takes in the note number that the user wants to compare to, and then compares the detected frequency with the correct frequency that are pre-entered in the system according to each note's corresponding frequency. The note considered in this project are the four notes on the ukulele, which are A2 (#22), C3 (#25), E3 (#29), and G3 (#32). The Yamaha's convention of C3 as Middle C and the Rodgers convention for note number #34 as the 440Hz standard A are being used in this project [C.1].

Since the tonecheck module only finds the note for a single frequency input, the module is instantiated several times according to the number of peaks found.

The associated musical note's frequency values are in Appendix C table 1.

### 2.3 mouse display (Block diagram in Appendix A Figure 4)

In order to adapt the mouse cursor display, and decrease the flickering caused by the waiting time between erasing the cursor and drawing the background. RAM is used to store the background for easy pixel access to the mif file.

#### 2.3.1 transfer

The transfer module detects the position output of the mouse that is connected to the PS2 port on the FPGA using a sub module called ps2\_mouse, which are provided by the University of Toronto Computer Engineering department [Reference 1]. Since the mouse output would only gives its relative position and a signal for clicks, the transfer module is responsible for turning the relative position into the mouse's current position and send out a binary signal for left-clicked or not. Aside from determining the location and clicking status, the transfer module also contains a look-up table that would map the location of the mouse to the corresponding string on the screen as well as the note number associated with that string. The note number, clicking status, and current position are then being outputted by this module.

#### 2.3.1 datapath and control

The datapath and control are the module that serves as the finite state machine for the VGA display. It would display the string as green, once the transfer module send back a mouse clicked signal to the datapath. A state diagram used for this project is being provided in Appendix C table 2.

#### 2.3.3 VGA controller

The VGA\_controller module is being provided by the University of Toronto Computer Engineering department. It uses the VGA ports on DE1-SoC.

## 3 Report on Success

#### 3.1 Success

The *tone player* mode in this project is successful, the following figures (5 and 6) shows that the mouse click, and VGA display are all correct and working nicely. The use of RAM in the mouse\_display solved the flickering problem and generates a stable performance for a moving mouse cursor. After a string is being clicked the speaker outputs the note correctly until the user release the left-click, and when the mouse is not clicking the speaker would remain silent.





Figure 5 VGA display

Figure 6 mouse clicked display

The *tuner* mode is also partially successful. The simulation of the filter and the maxFreqDetect are shown in Figure 7 and 8 respectively. The simulations shows that both modules are doing what they are intended to achieve.




Figure 7 Filter simulation

Figure 8 maxFreqDetect simulation

#### 3.2 Failure

Even though the simulation works fine, in real life situation, there are two major problems encountered that caused a failure in detecting the correct notes. First, the output from FFT are over saturated which cause the maxFreqDetect module unable to detect the maximum frequency. During the testing process of this module 10 LED lights are being assigned to the FFT output data, it has been discovered that even the most significant bits of the FFT output are lighting up dimly. This suggested the possibility that the FFT is generating highly saturated data. Secondly, the input noise are louder than expected. Similarly to the first speculation, the loud input noise would cause the sound played by the instrument hard to detect. According to inspections, the presence of a high frequency noise is the reason why the VGA display always notify the user that the note they played is too high.

## Next Steps (what can be done differently)

If more time is allowed for this project, finding a decent way to filter out the noise is definitely the first step to be done. If a chance to start all over the project is given, one of the big changes is to raise awareness of the connection between each module. Since this project requires a real life sound wave input, the completion of the audio input modules is the key for testing the following module. For this project, since lots of time is being wasted on audio controller, even though the maxFreqDetect module has long been finished, it is being tested at the end, which caused time shortage for figure out ways for noise filtering. Another improvement would be to make the mouse cursor more artistic and more identifiable, instead of using a single square pixel.

## Appendix A: Schematic

#### Tuner(top level module)




Figure 1 Top Level module

# speaker\_out




Figure 2 speaker\_out module




Figure 3 maxFreqDetect module




Figure 4 mouse\_display module

# Appendix B: Verilog Code

FPGA\_I2C\_SCLK,

```
B.0 Top Level(Tuner)
module Tuner(CLOCK 50, VGA R,
                   VGA_G,
                   VGA B,
                   VGA HS,
                   VGA VS,
                   VGA_BLANK_N,
                   VGA SYNC N,
                   VGA CLK,
                   KEY, SW,// control playout/mic in
//input/output from audio controller
      // Inputs
      AUD ADCDAT,
      // Bidirectionals
      AUD BCLK,
      AUD_ADCLRCK,
      AUD_DACLRCK,
      FPGA_I2C_SDAT,
      // Outputs
      AUD_XCK,
      AUD_DACDAT,
```

```
PS2_CLK,
PS2 DAT,
HEX0, HEX1, HEX2, HEX3, LEDR, HEX4, HEX5);
input CLOCK 50;
output [7:0] VGA_R;
output [7:0] VGA G;
output [7:0] VGA_B;
output VGA_HS;
output VGA VS;
output VGA BLANK N;
output VGA_SYNC_N;
output VGA CLK;
input [2:0]KEY;
input [9:0]SW;
input
       AUD ADCDAT;
inout
       AUD BCLK;
inout
       AUD ADCLRCK;
inout
       AUD DACLRCK;
       FPGA I2C SDAT;
inout
inout
       PS2_CLK;
inout
       PS2 DAT;
output AUD XCK;
output AUD_DACDAT;
output FPGA I2C SCLK;
output [6:0]HEX0;
output [6:0]HEX1;
output [6:0]HEX2;
output [6:0]HEX3;
output [6:0]HEX4;
output [6:0]HEX5;
output [9:0]LEDR;
//wire to connect mic in & maxFreqDetector
wire start;//from maxf to mic in
wire [63:0]mag;//from mic in to maxf
//wire [10:0]index;//from mic in to maxf
wire done;
//wire to connect maxFreq & VGA display
//wire [5:0]note num;//final diaplay note num
```

```
wire [5:0]note num1;//from ps2 input
       wire [5:0]note_num2;//from freq detect
       wire [1:0]lowhigh;
       //wire to connect mouse and display
       /*wire click;
       wire [7:0]mx;
       wire [6:0]my;
       wire [7:0]mx1;
       wire [6:0]my1;
       wire outc;*/
       //assign LEDR[1:0] = lowhigh[1:0];
       //hex decoder H0(.hex digit(note num2[3:0]), .segments(HEX0[6:0]));
       //hex decoder H1(.hex digit(note num2[5:4]), .segments(HEX1[6:0]));
       reg [27:0]counter =28'b0;
       reg [1:0]pitch;
       always @(posedge CLOCK 50) begin
               if (counter == 0) begin
                       if (done) begin
                               pitch <= lowhigh;
                               counter <= counter+1;</pre>
                               end
                       else begin
                               counter \leq 0;
                               //pitch <= pitch;
                               end
                       end
               else if (counter == 8333334) begin
                       counter \leq 0;
                       //pitch <= pitch;
                       end
               else begin
                       counter <= counter+ 1;
                       //pitch <= pitch;
                       end
       end
       assign LEDR[0] = done;
       //assign LEDR[7:6] = lowhigh[1:0];
       //assign LEDR[9:8] = pitch[1:0];
       speaker out S0(.CLOCK 50(CLOCK 50), .KEY(KEY[0]), .SW(SW[0]),
.note num1(note num1),
       .AUD ADCDAT(AUD ADCDAT),
```

//

```
.AUD BCLK(AUD BCLK), .AUD ADCLRCK(AUD ADCLRCK),
.AUD DACLRCK(AUD DACLRCK),
      .FPGA I2C SDAT(FPGA I2C SDAT), .AUD XCK(AUD XCK),
.AUD DACDAT(AUD DACDAT),
      .FPGA I2C SCLK(FPGA I2C SCLK), .start(start), .done(1'b1), .mag(mag),
.LEDR(LEDR[7:0]));//, .LEDR(LEDR[9:2]));
      maxFreqDetect m1(.start(start), .reset(~KEY[0]), .clk(CLOCK 50),
      .mag(mag), .note(note num2), .done(done), .pitch indicator(lowhigh),
      .expected(SW[6:1]));//.HEX4(HEX4[6:0]), .HEX5(HEX5[6:0]));//, .LEDR(LEDR[8:0]));//,
.HEX0(HEX0[6:0]), .HEX1(HEX1[6:0]), .HEX2(HEX2[6:0]), .HEX3(HEX3[6:0]),
      //.HEX4(HEX4[6:0]), .HEX5(HEX5[6:0]));
      mouse display m2(.KEY(KEY[0]), .PS2 CLK(PS2 CLK), .PS2 DAT(PS2 DAT),
                    .HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3),
.note num2(note num2),
                    .lowhigh(pitch), .CLOCK 50(CLOCK 50), .VGA R(VGA R),
.VGA G(VGA G),
                    .VGA B(VGA B),
                                       .VGA HS(VGA HS), .VGA VS(VGA VS),
.VGA BLANK N(VGA BLANK N),
                    .VGA SYNC N(VGA SYNC N),
                    .VGA CLK(VGA CLK),
                   .mouse note(note num1), .SW(SW[0]));
endmodule
B.1 Audio (speaker out/ Filter/FFT/playtone)
B.1.0 speaker out
module speaker out (
      // Inputs
      CLOCK 50,
      KEY,
      SW, note num1,
      AUD ADCDAT,
      // Bidirectionals
      AUD BCLK,
      AUD ADCLRCK,
      AUD DACLRCK,
```

```
FPGA_I2C_SDAT,
    // Outputs
    AUD_XCK,
    AUD DACDAT,
    FPGA_I2C_SCLK,
    LEDR,
    start,mag,done
);
/***********************
           Parameter Declarations
*****************************
Port Declarations
****************************
// Inputs
                   CLOCK 50;
input
input
         [0:0]
              KEY;
input
         [0:0]
              SW;
input
         [5:0]note num1;
input
                   AUD_ADCDAT;
// Bidirectionals
inout
                   AUD_BCLK;
                   AUD ADCLRCK;
inout
inout
                   AUD DACLRCK;
inout
                   FPGA I2C SDAT;
// Outputs
output
                   AUD XCK;
output
                   AUD DACDAT;
output
                   FPGA I2C SCLK;
output [7:0]LEDR;
output start;
output [63:0]mag;
wire [10:0]index;
```

```
input done;
```

```
Internal Wires and Registers Declarations
// Internal Wires
wire
                  audio in available;
wire
         [31:0] left_channel_audio_in;
wire
         [31:0] right channel audio in;
wire
                 read audio in;
wire
                  audio out allowed;
wire
         [31:0] left channel audio out;
wire
         [31:0] right channel audio out;
wire
                  write audio out;
// Internal Registers
reg [18:0] delay cnt;
wire [18:0] delay;
reg snd;
// State Machine Registers
/***********************
         Finite State Machine(s)
*****************************
/***********************
           Sequential Logic
        *************************
always @(posedge CLOCK 50)
    if(delay cnt == delay) begin
         delay cnt \le 0;
         snd \le !snd;
    end else delay_cnt <= delay_cnt + 1;
/*********************
```

```
Combinational Logic
******************************
assign delay = \{4'b0000, 15'd3000\};
wire [31:0] sound = SW[0] ? 0 : mag out;
/***************/
wire [31:0]mag out;
//assign LEDR[9:0] = left channel audio in[31:22];
//assign LEDR[9:0] = mag out[31:22];
//assign LEDR[0] = audio in available;
playtone P0(.CLOCK 50(CLOCK 50), .reset(~KEY[0]), .note num(note num1),
.ready read(1'b1), .audio out(mag out[31:0]), .ready out());
/***************/
assign read audio in
                               = audio in available & audio out allowed;
assign left channel audio out = left channel audio in+sound;
assign right channel audio out = right channel audio in+sound;
assign write audio out
                               = audio in available & audio out allowed;
/***********************************
               Internal Modules
*****************************
Audio Controller Audio Controller (
      // Inputs
      .CLOCK 50
                                                  (CLOCK 50),
                                            (\sim KEY[0]),
      .reset
      .clear audio in memory
                                     ()
      .read audio in
                                     (read audio in),
      .clear audio out memory
                                     (),
      .left channel audio out
                               (left channel audio out),
      .right channel audio out
                               (right channel audio out),
      .write audio out
                                     (write audio out),
      .AUD ADCDAT
                                                  (AUD ADCDAT),
      // Bidirectionals
      .AUD BCLK
                                            (AUD BCLK),
      .AUD ADCLRCK
                                            (AUD ADCLRCK),
      .AUD DACLRCK
                                            (AUD DACLRCK),
```

```
// Outputs
       .audio in available
                                             (audio in available),
       .left channel audio in
                                     (left_channel_audio_in),
       .right channel audio in
                                     (right channel audio in),
       .audio\_out\_allowed
                                             (audio_out_allowed),
       .AUD\_XCK
                                                    (AUD XCK),
       .AUD\_DACDAT
                                                            (AUD_DACDAT)
);
avconf #(.USE MIC INPUT(1)) avc (
       .FPGA_I2C_SCLK
                                                            (FPGA_I2C_SCLK),
       .FPGA_I2C_SDAT
                                                            (FPGA_I2C_SDAT),
       .CLOCK 50
                                                    (CLOCK 50),
                                                    (~KEY[0])
       .reset
);
/*output start;
output [63:0]mag;
wire [10:0]index;
output done;*/
/*wire [31:0]LEFT;
assign LEFT[31:0] = left channel audio in[31:0] >>> 3;*/
//assign mag[31:0] = mag out[31:0];
       Filter F0(.CLOCK 50(CLOCK 50),
       .reset n(\sim KEY[0]),
                              .write_in(left_channel_audio_in),
                              .ready write(1'b1),
                              .write out(),
                              .start(start),
                              .mag(mag),
                              .index(index),
                              .done(1'b1), .LEDR(LEDR[7:0]));
```

endmodule

```
B.1.1 Filter
module Filter(CLOCK 50,
       reset_n,
                                write in,
                                ready_write,
                                write_out,
                                start,
                                mag,
                                index,
                                done, LEDR);
        output [7:0]LEDR;
        assign LEDR[7:0] = mag[63:56];
        input CLOCK 50;
 input reset_n;
        input [31:0] write in;
        input ready_write;
        output write out;
       //from upstream module
        output reg start;
        output [63:0]mag;
        reg [63:0]mag1;
        reg [63:0]mag2;
        output [10:0]index;
        input done;
        //to downstream module
        //wires connected to fft
        reg [1:0] sink error = 2'b0;
        reg sink sop = 1'b0;
        reg sink_eop = 1'b0;
        wire source_sop;
        wire source eop;
        wire signed [31:0]source real;
        wire signed [31:0]source_imag;
```

wire [1:0] source\_error; wire source valid;

//wire sink\_ready = 1'b1;

reg [10:0]counter = 11'b0;

wire [10:0]fftpts\_in = 11'b01000000000;

```
wire sop;
wire eop;
wire [31:0]sink imag = 32'b0;
//wire inverse = 1'b0;
wire [1:0]error;
//counter to set sop and eop
always @(posedge CLOCK_50) begin
        if (reset n) begin
                sink sop \le 1'b0;
                sink_eop \le 1'b0;
                counter <= 11'b0;
                end
        else begin
                if (counter == 0) begin
                        sink sop \le 1'b1;
                        sink_eop \le 1'b0;
                        counter <= counter +1;
                        end
                else if (counter == 1) begin
                        sink sop \le 1'b0;
                        counter <= counter +1;</pre>
                        end
                else if (counter == 1023) begin
                        sink_eop \le 1'b1;
                        counter \leq 0;
                        end
                else begin
                        sink sop \le 1'b0;
                        sink eop \le 1'b0;
                        counter <= counter +1;
                        end
                end
end
//set values for sink error
always @(posedge CLOCK 50) begin
        if (reset n) begin
                sink error \le 2'b00;
                end
        else begin
                if ((!sink sop) && (counter == 1)) begin
                        sink_error <= 2'b01;
                        end
        /*else if ((counter == 1023) && (!sink eop)) begin
```

```
sink error \le 2'b10;
                end*/
        /*else if (write in <= 10) begin //too small or large magnitude of frequency
                sink error \le 2'b11;
                end*/
                else begin
                        sink_error <= 2'b00;
                        end
                end
end
assign sop = sink sop;
assign eop = sink eop;
assign error[1:0] = sink error[1:0];
//call fft
FFT u0 (
        .clk
                 (CLOCK 50),
                                      // clk.clk
        .reset n
                   (~reset n),
                                 // rst.reset n
        .sink valid (ready write), // sink.sink valid
        .sink ready (write out), //
                                        .sink readywrite in <= 10
        .sink error (error), //
                                   .sink error
        .sink sop
                    (sop), //
                                   .sink sop
        .sink eop
                    (eop), //
                                   .sink eop
        .sink real (write in), //
                                       .sink real
        .sink imag (sink imag), //
                                          .sink imag
        .fftpts in (fftpts in), //
                                      .fftpts in
        .inverse
                   (1'b0),
                                   .inverse
                             //
        .source valid (source valid), // source.source valid
        .source ready (done), //
                                   .source ready
        .source error (source error), //
                                          .source error
        .source sop (source sop), //
                                          .source sop
        .source eop (source eop), //
                                          .source_eop
        .source real (source real), //
                                          .source real
        .source imag (source imag), //
                                            .source imag
        .fftpts out (index) //
                                   .fftpts out
);
//check if the filter is ready to start (output to next module)
always @(posedge CLOCK 50)begin
if ((source sop == 1'b1) && (source error == 2'b00) && (source valid)) begin
        start <= 1'b1;
        end
else if ((source eop == 1'b1) && (source error == 2'b00) && (source valid)) begin
```

```
start \le 1'b0;
                end
        else begin
                start \le 1'b1;
                end
        end
        //find the magnitude of each output number
        always @(posedge CLOCK 50)begin
                mag1 <= (source_real * source_real);</pre>
   mag2 <= (source imag * source imag);
   end
 assign mag = mag1 + mag2;
endmodule
B.1.2 FFT(IP core)
// FFT.v
// Generated using ACDS version 18.1 625
`timescale 1 ps / 1 ps
module FFT (
                input wire
                               clk,
                                         // clk.clk
                input wire
                               reset n,
                                          //
                                              rst.reset n
                input wire
                               sink valid, // sink.sink valid
                                sink ready, //
                                                   .sink ready
                output wire
                input wire [1:0] sink error, //
                                                   .sink error
                input wire
                               sink sop,
                                                 .sink sop
                                                  .sink eop
                input wire
                               sink eop,
                                           //
                input wire [31:0] sink real, //
                                                   .sink real
                input wire [31:0] sink imag, //
                                                     .sink imag
                input wire [10:0] fftpts in, //
                                                   .fftpts in
                input wire [0:0] inverse,
                                                  .inverse
                output wire
                                source valid, // source.source valid
                input wire
                               source ready, //
                                                   .source ready
                output wire [1:0] source error, //
                                                     .source error
                output wire
                                source sop, //
                                                   .source_sop
                output wire
                                source eop, //
                                                   .source_eop
                output wire [31:0] source real, //
                                                     .source real
                output wire [31:0] source imag, //
                                                      .source_imag
                output wire [10:0] fftpts_out //
                                                    .fftpts_out
        );
```

```
FFT_fft_ii_0 fft_ii_0 (
                .clk
                          (clk),
                                      // clk.clk
                            (reset n),
                                         // rst.reset n
                .reset n
                .sink valid (sink valid), //
                                               sink.sink valid
                .sink ready (sink ready), //
                                                   .sink ready
                .sink error (sink error), //
                                                 .sink error
                .sink sop
                             (sink_sop),
                                                 .sink sop
                .sink eop
                             (sink eop),
                                           //
                                                 .sink eop
                .sink real
                            (sink real),
                                          //
                                                .sink real
                .sink imag (sink imag), //
                                                   .sink imag
                .fftpts in (fftpts in), //
                                               .fftpts in
                .inverse
                            (inverse),
                                         //
                                               .inverse
                .source valid (source valid), // source.source valid
                .source ready (source ready), //
                                                     .source ready
                .source error (source error), //
                                                    .source error
                .source sop (source sop), //
                                                   .source sop
                .source eop (source eop), //
                                                    .source eop
                .source real (source real), //
                                                   .source real
                .source imag (source imag), //
                                                     .source imag
                .fftpts out (fftpts out) //
                                                .fftpts out
        );
endmodule
// (C) 2001-2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other
// software and tools, and its AMPP partner logic functions, and any output
// files from any of the foregoing (including device programming or simulation
// files), and any associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License Subscription
// Agreement, Intel FPGA IP License Agreement, or other applicable
// license agreement, including, without limitation, that your use is for the
// sole purpose of programming logic devices manufactured by Intel and sold by
// Intel or its authorized distributors. Please refer to the applicable
// agreement for further details.
module FFT fft ii 0 (
 input clk,
 input reset n,
        input [10:0] fftpts in,
                [0:0] inverse,
        input
                sink valid,
        input
        input
                sink sop,
        input
                sink eop,
```

```
input
             logic [31:0] sink real,
     input
             logic [31:0] sink_imag,
     input
             logic [1:0] sink error,
     input
             source ready,
output [10:0] fftpts out,
     output sink ready,
     output [1:0] source_error,
     output source sop,
     output source eop,
     output source_valid,
     output [31:0] source real,
     output [31:0] source imag
     );
     auk dspip r22sdf top #(
             .DEVICE FAMILY g("Cyclone V"),
             .MAX FFTPTS g(1024),
             .NUM STAGES g(5),
             .DATAWIDTH g(32),
             .TWIDWIDTH g(32),
             .MAX GROW g(0),
             .TWIDROM BASE g("FFT fft ii 0 "),
             .DSP ROUNDING g(0),
             .INPUT FORMAT g("NATURAL ORDER"),
             .OUTPUT FORMAT g("NATURAL ORDER"),
             .REPRESENTATION_g("FIXEDPT"),
             .DSP\_ARCH\_g(2),
  .PRUNE_g("2,2,3,2,0")
     )
     auk_dspip_r22sdf_top_inst (
             .clk(clk),
             .clk ena(1'b1),
             .reset_n(reset_n),
             .fftpts in(fftpts in),
             .fftpts out(fftpts out),
             .inverse(inverse[0]),
             .sink valid(sink valid),
             .sink sop(sink sop),
             .sink eop(sink eop),
             .sink real(sink real),
             .sink imag(sink imag),
             .sink ready(sink ready),
             .sink error(sink error),
             .source error(source error),
             .source ready(source ready),
             .source sop(source sop),
```

```
.source_eop(source_eop),
               .source_valid(source_valid),
               .source real(source real),
               .source_imag(source_imag)
       );
endmodule
B.1.3 playtone
module playtone(CLOCK 50,reset, note num, audio out, ready read, ready out);//KEY,SW,LEDR
       input CLOCK 50;
       input reset;
       //wire reset = KEY[0];
       input [6:0]note num;
       //wire [5:0]note num = SW;//A2-22/C3-25/E3-29/G3-32/A3-34
       //connect to audio controller
       input ready read; // = SW[6];
       output reg [31:0]audio out;
       //output [9:0]LEDR;
       output reg ready out;//=1'b1;
       reg [31:0]countdata;// = 11'b00000000000;
       reg [6:0]counter;//number of bits one cycle of note
       reg [7:0]count note;//count in one cycle
       always @(*) begin
               if(reset == 1'b1) begin
                       counter = 7'b0110111;//half of the cycle
                       end
               else begin
                       if (note num == 6'b010110)begin
                               counter = 7'b1101101;
                               end
                       else if (note num == 6'b011001)begin
                               counter = 7'b1011100;
                               end
                       else if (note_num == 6'b011101)begin
                               counter = 7'b1001010;
                               end
                       else if (note_num == 6'b100000)begin
```

```
counter = 7'b0111101;
                        end
                else begin
                        counter = 7'b0110111;
                        end
        end//else
end//always
always @(posedge CLOCK_50) begin
        if (reset == 1'b1)begin
                audio out <= 32'h000000000;
                ready out \leq 1'b1;
                end
        else if (!ready read) begin
                audio_out <= audio_out;</pre>
                end
        else if (counter == 7'b0110111) begin
                audio_out <= 32'b0;
                end
        else begin
                if (countdata == 32'hFFFFFFF) begin
                        countdata <= 11'b0;
                        ready out <= 1'b0;
                        audio_out <= audio_out;</pre>
                        end
                else if (countdata == 32'h0FFFFFFF) begin
                        countdata <=countdata +1;</pre>
                        ready out \leq 1'b1;
                        end
                else begin
                        if (count note == (counter <<< 1)) begin
                                count note \leq 0;
                                end
                        else begin
                                count note <= count note +1;
                                if (count note == counter) begin
                                        audio out <= 32'h00800000;
                                        end
                                else if (count note == 0)begin
                                        audio out <= 32'hFF7FFFF;//magnitude of the
                                        end
                                else begin
                                        audio_out <= audio_out;</pre>
                                        end
```

audio

```
end
                              ready out \leq 1'b0;
                              countdata <= countdata +1;</pre>
                       end
               end//else*/
       end//always
       //assign LEDR[9:7] = audio_out[25:23];
       //assign LEDR[6] = ready out;
endmodule
B.2 maxFreqDetect (maxFreqDetect / max finder/ maxFreq/ toneCheck)
B.2.0 maxFreqDetect
module maxFreqDetect(start, reset, clk, expected, mag, note, done, pitch indicator);//, HEX4, HEX5,
freakMax);//, LEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
        input start;
        input reset;
        input [63:0]mag;
        //input [10:0]pts;
        input clk;
        input [5:0]expected;
        output done;
        output [5:0]note;
        output [1:0]pitch indicator;
        //output [63:0]freakMax;
        //wire [10:0]p;
        //output [6:0]HEX4, HEX5;
        //output [9:0]LEDR;
        //output [6:0]HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
        wire [10:0]maxIndex;
        wire MIfound FDstart;
        wire FDfound TCstart;
        wire [63:0]max_freq;
        wire [63:0]MaxMag;
```

```
//wire [1:0]ppppitch;
        //assign freakMax[63:0] = MaxMag[63:0];
        max finder MFind(.clk(clk), .reset(1'b0), .start(1'b1), .mag(mag), .max index(maxIndex),
        .done(done), .max mag(MaxMag[63:0]));//, .LEDR(LEDR[8:0]));, .num pts(p));
        maxFreq MFreq(.clk(clk), .max index(maxIndex), .start(start), .reset(1'b0),
        .freq(max freq[63:0]), .done(FDfound TCstart));
        toneCheck TC(.clk(clk), .start(1'b1), .freq(max freq[63:0]), .expected(expected),
        .note Num(note), .pitch(pitch indicator), .Done());
        //assign ppppitch[1:0] = pitch indicator;
        //assign LEDR[9] = mag[27];
        //assign LEDR[3] = maxIndex[10];
        //assign LEDR[3] = MIfound FDstart;
        //assign LEDR[2] = FDfound TCstart;
        //assign LEDR[1] = done;
        //assign LEDR[0] = reset;
        /*
        hex decoder H0(.hex digit(pitch indicator[1:0]), .segments(HEX0[6:0]));
        hex decoder H1(.hex digit(maxIndex[4:0]), .segments(HEX1[6:0]));
        hex decoder H2(.hex digit(maxIndex[9:5]), .segments(HEX2[6:0]));
        hex decoder H3(.hex digit(maxIndex[10]), .segments(HEX3[6:0]));
        hex decoder H4(.hex digit(note[5:4]), .segments(HEX5[6:0]));
        hex decoder H5(.hex digit(note[3:0]), .segments(HEX4[6:0]));
        //hex decoder H5(.hex digit(note[31:27]), .segments(HEX5[6:0]));*/
endmodule
B.2.1 max finder
module max finder(clk, reset, start, mag, max index, done, max mag, LEDR);//, num pts);
       //localparam SHIFT BITS = 10;
       localparam NUM PTS = 523;
       localparam HALF WINDOW = 512;
       //localparam SHIFT BITS = 3;
       input clk;
       input reset;
```

//input [10:0]pts;

```
input [31:0]mag;
input start;
output reg [10:0]max index;
output reg [63:0]max_mag;
output reg done;
output [8:0]LEDR;
assign LEDR[8:0]= counter[8:0];
//output reg [10:0]index0;
//output [10:0]num pts;
//wire [10:0]num pts;
reg [63:0]Max;
reg [10:0]MaxIndex = 11'b0;
reg [9:0]counter;
//assign num pts[10:0] = 1 << SHIFT BITS;
always @(posedge clk) begin
        if (reset == 1'b1)begin
               MaxIndex \le 0;
               Max \le 0;
               counter \leq 0;
               done \leq 0;
               \max index \le 0;
               //max_mag <= 0;
               end
        else if(start == 1'b0) begin
               MaxIndex \le 0;
               Max \le 0;
               counter \leq 0;
               done \leq 0;
               \max index \le 0;
               //max mag \leq 0;
               end
        else begin
               if (counter == 0) begin
                        done <= 1'b0;
                        end
               else if (counter == NUM_PTS) begin
                        done <= 1'b1;
                        counter \leq 0;
                        MaxIndex \le 0;
                        Max \le 0;
                       //start <= 1'b0;
```

```
end
                       else if (counter > HALF_WINDOW+2) begin
                              done <= 1'b0;
                              //if (mag == 0) begin
                                      //index0 <= counter;
                                      //end
                              if (Max < mag) begin
                                      MaxIndex <= (counter - HALF WINDOW);</pre>
                                      Max \le mag;
                                      end
                               else begin
                                      MaxIndex <= MaxIndex;
                                      Max \le Max;
                              end
                              //counter <= counter + 1;
                              end//else if
                       else begin
                              done \leq 1'b0;
                              MaxIndex <= MaxIndex;
                              Max \le Max;
                              end
                       counter <= counter + 1;
                       end//else
               max index <= MaxIndex;</pre>
               max mag \le Max;
       end//always
endmodule
B.2.2 maxFreq
module maxFreq(clk, max index, start, reset, freq, done);
       localparam SAMPLE FREQ = 48000; //sample frequency
       localparam SHIFT BITS = 10;
       //localparam SHIFT BITS = 3;
       input [10:0]max_index;
       //input [10:0]pts; //SHIFT BITS
       input start;
       input reset;
       input clk;
       output [31:0]freq;
       output done;
```

```
reg [31:0]freq_reg;
        reg [31:0]mult;
        reg Done = 1'b0;
        //reg [15:0]shifted;
       //bitwise operation
        always@(posedge clk)
        begin
                if(reset == 1'b1) begin
                        freq_reg \le 32'b0;
                        Done <= 1'b0;
                end
                else if(start) begin
                        mult <= SAMPLE FREQ*max index;</pre>
                        //shifted <= mult >>> pts;
                        freq_reg <= (mult >> SHIFT_BITS);
                        //freq reg <= (mult >>> pts);
                        Done \leq 1'b1;
                end
                else begin
                        freq_reg <= freq_reg;</pre>
                        Done <= 1'b0;
                end
        end
        assign done = Done;
        assign freq = freq_reg;
endmodule
B.2.3 toneCheck
module toneCheck(clk, start, freq, expected, note Num, pitch, Done);
        input [31:0]freq;
        input start;
        input [5:0]expected;
        input clk;
        output [5:0]note_Num;
        output [1:0] pitch; //low = 00, high = 11, correct = 10;
        output Done;
        reg [5:0]noteNum;
        reg [1:0]isLow_High = 2'b01;
        reg done;
```

```
localparam A_2 = 22;//010110
localparam C_3 = 25;//011001
localparam E 3 = 29;//011101
localparam G_3 = 32;//100000
//localparam DEF = 0;
always@(posedge clk)
begin
       if(start == 1'b1) begin
               if (expected == A_2) begin
                       //if(freq \le 241)begin
                       noteNum \le A 2;
                       if(freq < 210)begin
                                isLow High \leq 2'b00;
                               //done \le 1'b1;
                        end
                        else if(freq > 230)begin
                               isLow High <= 2'b11;
                               //done <= 1'b1;
                        end
                        else begin
                               isLow High \leq 2'b10;
                               //done \le 1'b0;
                       end
                       done <= 1'b1;
               end
               else if(expected == C 3) begin
                       //else if((freq > 241) && (freq <= 296)) begin
                       noteNum \leq C 3;
                       if(freq < 240) begin
                               isLow High <= 2'b00;
                               //done \le 1'b1;
                        end
                        else if(freq > 280) begin
                               isLow High <= 2'b11;
                               //done \le 1'b1;
                        end
                        else begin
                               isLow High <= 2'b10;
                               //done \le 1'b0;
                       end
                       done <= 1'b1;
               end
               else if(expected == E_3) begin
                       //else if((freq > 296) && (freq <= 361)) begin
                       noteNum \leq E 3;
```

```
if(freq < 310) begin
                               isLow_High <= 2'b00;
                               //done <= 1'b1;
                       end
                       else if(freq > 360) begin
                               isLow High <= 2'b11;
                               //done <= 1'b1;
                       end
                       else begin
                               isLow_High <= 2'b10;
                               //done \le 1'b0;
                       end
                       done \leq 1'b1;
               end
               else if(expected == G 3) begin
                       //else if(freq > 361) begin
                       noteNum \leq G 3;
                       if(freq < 380) begin
                               isLow High <= 2'b00;
                               //done \le 1'b1;
                       end
                       else if(freq > 400) begin
                               isLow High <= 2'b11;
                               //done <= 1'b1;
                       end
                       else begin
                               isLow_High <= 2'b10;
                               //done \le 1'b0;
                       end
                       done \leq 1'b1;
               end
               else begin
                       noteNum \le 0;
                       isLow High \leq 2'b01;
                       done <= 1'b0;
               end
       end
       else begin
               noteNum \leq 6'b0;
               isLow High <= 2'b01;
               done <= 1'b0;
       end
end
assign Done = done;
assign note Num = noteNum;
```

```
assign pitch = isLow_High;
endmodule
B.3 VGA display (mouse display/ ps2 mouse/ transfer/ram)
B.3.0 mouse_display(datapath, control)
module mouse display(KEY, PS2 CLK, PS2 DAT,
                     HEX0, HEX1, HEX2, HEX3,
                     note num2, lowhigh, CLOCK 50, VGA R,
                     VGA G,
                     VGA B,
                     VGA HS,
                     VGA VS,
                     VGA_BLANK_N,
                     VGA SYNC N,
                     VGA CLK, mouse note, SW
                     );
       input
              [0:0]KEY;
       input [0:0]SW;
              PS2 CLK;
       inout
              PS2 DAT;
       inout
       output [6:0]HEX0;
       output [6:0]HEX1;
       output [6:0]HEX2;
       output [6:0]HEX3;
       //output [1:0]LEDR;
       wire [5:0]note num1;
       input [5:0]note num2;
       //assign note num2[5:0] = SW[5:0];
       input [1:0]lowhigh;
       //assign lowhigh[1:0] = SW[9:8];
       //input ready; //ready to start FSM
       wire reset;
       assign reset = KEY[0];
//input ismouse;
       input CLOCK 50;
```

```
output [7:0] VGA_R;
output [7:0] VGA_G;
output [7:0] VGA_B;
output VGA_HS;
output VGA VS;
output VGA BLANK N;
output VGA_SYNC_N;
output VGA CLK;
output [5:0]mouse_note;
//input click;
wire [7:0]plotx;
wire [6:0]ploty;
wire [8:0]plotc;
//mouse input
wire [7:0]mx;
wire [6:0]my;
wire [7:0]MX;
wire [6:0]MY;
assign MY = my - 7'h32;
assign MX = mx - 8'h0E;
reg [5:0]note num;
wire outc;//if the click is valid
reg [1:0]pitch;
reg [16:0]counter;
reg enable;
wire Enable = enable;
wire [8:0]background;
always@(*) begin
       if ((outc) && (SW[0]==1'b0)) begin
               note num = note num1;
               pitch = 2'b10;
               end
       else if (SW[0] == 1'b1) begin
               note num = note num2;
               pitch[1:0] = lowhigh[1:0];
               end
       else begin
               note num = 6'b0;
```

```
end
              end
       wire [1:0]PITCH;
       assign PITCH[1:0] = pitch[1:0];
       wire [5:0]NOTE;
       assign NOTE [5:0]= note_num[5:0];
       always @(posedge CLOCK 50) begin
              if (counter == 24999) begin
                      counter <= 17'b0;
                      enable \leq 1'b1;
                      end
              else begin
                      counter \le counter +1;
                      enable \leq 1'b0;
                      end
       end
       wire ERS;
       wire ERM;
       wire PS;
       wire PM;
       wire [5:0] county;
       wire [7:0]pastmx;
       wire [6:0]pastmy;
       //assign LEDR[0] = enable;
       //assign LEDR[5:0] = note_num1[5:0];
       //assign LEDR[1] = outc;
       assign mouse note [5:0] = outc? note num1[5:0]: 6'b0;
       ram background R0(.address((pastmy)*160 + pastmx), .clock(CLOCK 50), .wren(1'b0),
.q(background));
       transfer T0(.CLOCK 50(CLOCK 50), .KEY(KEY[0]), .PS2 CLK(PS2 CLK),
.PS2 DAT(PS2 DAT),
       .HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2), .HEX3(HEX3),
       .note num(note num1), .outc(outc), .MX(mx), .MY(my));
       control C0(.reset(~KEY[0]), .enable(Enable), .county(county), .clock(CLOCK 50),
.ERS(ERS),
       .ERM(ERM), .PS(PS), .PM(PM));
       datapath D0(.reset(~KEY[0]), .clock(CLOCK 50), .ERS(ERS), .ERM(ERM), .PS(PS),
```

```
.background(background), PM(PM), .note num(NOTE), .pastmx(pastmx), .pastmy(pastmy),
       .pitch(PITCH), .mx(MX), .my(MY), .county(county), .outc(outc), .plotx(plotx),
       .ploty(ploty), .plotc(plotc));
       vga adapter VGA(
                      .resetn(reset),
                     .clock(CLOCK 50),
                      .colour(plotc),
                     .x(plotx),
                     .y((ERS|PS | ~(ERS|ERM|PS|PM)) ? ploty+county : ploty),
                      .plot(1'b1),
                     /* Signals for the DAC to drive the monitor. */
                     .VGA R(VGA R),
                      .VGA G(VGA G),
                     .VGA B(VGA B),
                     .VGA HS(VGA HS),
                      .VGA VS(VGA VS),
                     .VGA BLANK(VGA BLANK N),
                     .VGA SYNC(VGA SYNC N),
                      .VGA CLK(VGA CLK));
              defparam VGA.RESOLUTION = "160x120";
              defparam VGA.MONOCHROME = "FALSE";
              defparam VGA.BITS PER COLOUR CHANNEL = 3;
              defparam VGA.BACKGROUND IMAGE = "background.mif";
endmodule
module control(reset, enable, county, clock, ERS, ERM, PS, PM);
       input reset;
       input enable;
       input [5:0] county;
       input clock;
       output reg ERS;
       output reg ERM;
       output reg PS;
       output reg PM;
       reg [2:0]current state, next state;
       parameter ers = 3'b000,
                             erm = 3'b001,
                             ps = 3'b010,
                             pm = 3'b011,
                             Wait = 3'b100;
       always @(*)
       begin: state table
```

```
case (current_state)
               ers: if (county == 48) begin
                               next_state = erm;
                                end
                               else begin
                               next_state = ers;
                                end
               erm: next state = ps;
               ps: if (county == 48) begin
                               next_state = pm;
                                end
                       else begin
                               next_state = ps;
                                end
               pm: next_state = Wait;
                Wait: next_state = enable ? ers : Wait;
        endcase
end
always @(*)
begin: state_t
       case (current state)
               ers: begin
                       ERS = 1'b1;
                       ERM = 1'b0;
                       PS = 1'b0;
                       PM = 1'b0;
                       end
               erm: begin
                       ERS = 1'b0;
                       ERM = 1'b1;
                       PS = 1'b0;
                       PM = 1'b0;
                       end
               ps: begin
                       ERS = 1'b0;
                       ERM = 1'b0;
                       PS = 1'b1;
                       PM = 1'b0;
                       end
               pm: begin
                       ERS = 1'b0;
                       ERM = 1'b0;
                       PS = 1'b0;
                       PM = 1'b1;
                       end
```

```
Wait: begin
                               ERS = 1'b0;
                               ERM = 1'b0;
                                PS = 1'b0;
                                PM = 1'b0;
                                end
                endcase
        end
        always @(posedge clock)
       begin: state FFs
   if(reset == 1'b1)begin
     current state <= ers;
     end
   else begin
                       current state <= next state;
                        end
 end
endmodule
module datapath(reset, clock, ERS, ERM, PS, PM, background, note_num, pitch,
county, mx, my, pastmx, pastmy, outc, plotx, ploty, plotc);
        input reset;
        input clock;
       input ERS;
        input ERM;
       input PS;
       input PM;
        input [8:0]background;
        input [5:0]note_num;
       input [1:0]pitch;
        input [7:0]mx;
       input [6:0]my;
       input outc;
        output reg[7:0]plotx;
       output reg[6:0]ploty;
        output reg[8:0]plotc;
        output reg [7:0]pastmx;
        output reg [6:0]pastmy;
       reg [7:0]pastx;
        //assign pastx = note_x;
```

```
reg [7:0]note_x;// register x-position of the string
//reg [6:0]note y; //register y-position of the string
reg [8:0]note_c;
output reg [5:0] county;
always @(posedge clock) begin
        if (note num == 6'b010110)begin
                note x \le 8'b01000110; //70
        else if (note num == 6'b011001)begin
                note x \le 8'b01001001; //73
                end
        else if (note num == 6'b011101)begin
                note x \le 8'b01001100; //76
                end
        else if (note num == 6'b100000)begin
                note x \le 8'b01000011; //67
                end
        else begin
                note_x <= pastx;
                end
end
always @(posedge clock) begin
        if (note_num == 6'b010110 \parallel note_num == 6'b011001 \parallel
                note num == 6'b011101 \parallel note num == 6'b100000) begin
                if (pitch == 2'b00) begin//low
                        note c \le 9b111001001;
                        end
                else if (pitch == 2'b11) begin//high
                        note c \le 9'b001010101;
                        end
                else if (pitch == 2'b10) begin
                        note c \le 9'b010101010; //right
                        end
                else begin
                        note c \le 9'b11111111111; //default-white
                        end
                end
        else begin
                note c \le 9'b1111111111;
                end
        end
```

```
always @(posedge clock)begin
        if (reset == 1'b1) begin
                plotx \le note x;
                ploty <= 7'b0010000;
                if (county == 48) begin
                         //ploty <= ploty + county;
                         county \leq 6'b0;
                         end
                else begin
                         //ploty <= ploty + county;
                         county \le county + 1;
                plote <= 9'b111111111;
                end/*
        if (erase) begin
                plotx <= note_x;</pre>
                ploty <= 7'b00010000;
                if (county == 48) begin
                         //ploty <= ploty + county;</pre>
                         county \leq 6'b0;
                         end
                else begin
                         //ploty <= ploty + county;
                         county \le county + 1;
                         end
                plote <= 9'b111111111;
                end*/
        if (ERS) begin
                plotx \le note x;
                ploty <= 7'b0010000;
                plotc <= note c;
                if (county == 48) begin
                         //ploty <= ploty + county;</pre>
                         county \leq 6'b0;
                         end
                else begin
                         //ploty <= ploty + county;</pre>
                         county \le county + 1;
                         end
                end
        else if (ERM) begin
                plotx <= pastmx;
                ploty <= pastmy;
                plotc <= background;</pre>
                end
        else if (PS) begin
```

```
plotx <= note_x;</pre>
                         ploty <= 7'b0010000;
                         pastx <= note_x;</pre>
                         plotc <= note_c;
                         if (county == 48) begin
                                 //ploty <= ploty + county;</pre>
                                  county \leq 6'b0;
                                  end
                         else begin
                                 //ploty <= ploty + county;</pre>
                                  county \le county + 1;
                                  end
                         end
                 else if (PM) begin
                         plotx \le mx;
                         pastmx <= mx;
                         ploty <= my;
                         pastmy <= my;
                         plote <= 9'b111110000;
                         end
                /*else begin
                         plotx <= plotx;
                         ploty <= ploty;</pre>
                         plotc <= plotc;</pre>
                         end*/
                /*if (county == 48) begin
                         county \leq 6'b0;
                         end
                 else begin
                         county \le county +1;
                         end*/
                 end
endmodule
module control(ready, reset, clock, color);
        input ready;
        input reset;
        input clock;
        output reg color;
        //output [2:0]LEDR;
        reg [22:0]DelayCounter = 23'b0;
```

```
reg [1:0] current_state, next_state;
      parameter start = 2'b00,
            draw = 2'b01,
            Wait = 2'b10;
      always @(*)
      begin: state table
        case (current_state)
                      start: next_state = ready? draw : start;
                      draw: next state = Wait;
                       Wait: next_state = draw;
                      default: next_state = start;
              endcase
      end//fsm
      //output datapath signals
      always @(*) begin
              color = 1'b0;
              case (current state)
                      start: color = 1'b0;//do not change the color
                      draw: color = 1'b1;//change the color
                       Wait: color = 1'b0;
              endcase
      end//
      always@(posedge clock)
begin: state FFs
 if(!reset)begin
   current state <= start;</pre>
   end
 else begin
                      if (current state == Wait) begin
                  if (DelayCounter == 8333334) begin
                                 DelayCounter <= 23'b0;
                                       current state <= next state;
                                       end
                               else begin
                                 DelayCounter <= DelayCounter +1;
                                       end
                               end
                      else begin
                               current_state <= next_state;</pre>
                               end
              end
```

```
//assign LEDR[1:0] = current state[1:0];
endmodule*/
module datapath(note num, lowhigh, clock, reset, color, plotx, ploty, plotc, county, mx, my);
        input [5:0]note num;
        input [1:0]lowhigh;
        input clock;
        input reset;
        input color;
        //output to vga adapter
        output reg [7:0]plotx;
        output reg [6:0]ploty;
        output reg [8:0]plotc;
        output reg [5:0] county;
        output [8:0]LEDR;
        input [7:0]mx;
        input [6:0]my;
        reg [5:0]counter = 6'b0;
        always @(posedge clock) begin
                if (counter == 6'b110010) begin//erase the mouse
                        county \leq 6'b0;
                        plotx \le mx;
                        ploty <= my;
                        plote <= 9'b111111111;
                        counter \leq 6'b0;
                        end
                else if (counter == 6'b000000) begin//draw mouse
                        county \leq 6'b0;
                        plotx \le mx;
                        ploty \le my;
                        plote <= //background color
                        counter <= counter + 1;</pre>
                        end
                else begin//draw the string
```

```
ploty <= 7'b00010000;
plote <= 9'b111111111;
if (!reset) begin
       plotc <= 9'b111111111;
        end
else if (click) begin
       plox \le mx;
       plotc <= 9'b010101010;
        end
else begin
//control plot x
        if (note num == 6'b010110)begin
               plotx <= 8'b01000110;//70
                end
        else if (note num == 6'b011001)begin
               plotx <= 8'b01001001;//73
                end
        else if (note num == 6'b011101)begin
               plotx <= 8'b01001100;//76
                end
        else if (note num == 6'b100000)begin
               plotx <= 8'b01000011;//67
                end
//control plot color
       if (color) begin
                if (lowhigh == 2'b00) begin//low
                        plotc <= 9'b111001001;
                        end
                else if (lowhigh == 2'b11) begin//high
                        plote <= 9'b001010101;
                        end
                else begin
                        plote <= 9'b010101010;//right
                        end
                end
        else begin
               plotc <= plotc;
                end
end//end else -plotx,pltc
if (county == 48) begin
        county \leq 6'b0;
        end
else begin
```

```
county <= county+1;</pre>
                              end
                       counter <= counter +1;
                       end
       end//always block
endmodule*/
B.3.1 ps2 mouse(hex decoder)
module ps2 mouse(CLOCK 50, KEY, PS2 CLK,
       PS2 DAT, HEX0, HEX1, HEX2, HEX3, xpos, ypos, click);
// Inputs
               CLOCK 50;
       input
               [0:0]KEY;
       input
// Bidirectionals
               PS2 CLK;
       inout
               PS2 DAT;
       inout
//output
       output [6:0]HEX0;
       output [6:0]HEX1;
       output [6:0]HEX2;
       output [6:0]HEX3;
       //output [0:0]LEDR;
       //output reg [7:0]xpos;
       //output reg [7:0]ypos;
       output reg click;
               [7:0]ps2 key data;
       wire
               ps2_key_pressed;
       wire
// Internal Registers
                       [7:0]last_data_received;
       reg
               [1:0]counter;
       reg
                       [7:0]xpos = 8'b0;
       output reg
                       [7:0]ypos = 8'b0;
       output reg
       PS2 Controller PS2 (
       // Inputs
```

```
.CLOCK_50
                                              (CLOCK_50),
       .reset
                                       (~KEY[0]),
       // Bidirectionals
       .PS2 CLK
                                       (PS2 CLK),
       .PS2 DAT
                                       (PS2 DAT),
       // Outputs
       .received data
                               (ps2 key data),
       .received_data_en
                               (ps2_key_pressed),
);
       always @(posedge CLOCK_50)
       begin
               if (~KEY[0])begin
                       last data received <= 8'h00;
                       xpos \le 8'd00;
                       ypos \le 8'd00;
                       end
               else if (ps2 key_pressed == 1'b1)begin
                       last data received <= ps2 key data;
                       if (counter == 2'b00) begin
                               click <= last data received[0];
                               counter <= counter +1;</pre>
                               end
                       else if (counter == 2'b01) begin
                               xpos <= xpos + last data received;
                               counter <= counter +1;
                               end
                       else if (counter == 2'b10) begin
                               ypos <= ypos + last data received;
                               counter \leq 2'b00;
                               end
                       end
       end
       //assign LEDR[0] = click;
       //assign mx[7:0] = xpos[7:0];
       //assign my[6:0] = ypos[6:0];
       hex decoder H0(xpos[3:0], HEX0);
       hex decoder H1(xpos[7:4], HEX1);
       hex decoder H2(ypos[3:0], HEX2);
       hex_decoder H3(ypos[7:4], HEX3);
```

```
module hex decoder(hex digit, segments);
  input [3:0] hex digit;
  output reg [6:0] segments;
  always @(*)
    case (hex digit)
      4'h0: segments = 7'b100 0000;
      4'h1: segments = 7'b111_1001;
      4'h2: segments = 7'b010 0100;
      4'h3: segments = 7'b011 0000;
      4'h4: segments = 7'b001 1001;
      4'h5: segments = 7'b001 0010;
      4'h6: segments = 7'b000 0010;
      4'h7: segments = 7'b111 1000;
      4'h8: segments = 7'b000 0000;
      4'h9: segments = 7'b001 1000;
      4'hA: segments = 7'b000 1000;
      4'hB: segments = 7'b000 0011;
      4'hC: segments = 7'b100 0110;
      4'hD: segments = 7'b010 0001;
      4'hE: segments = 7'b000 0110;
      4'hF: segments = 7'b000 1110;
      default: segments = 7'h7f;
    endcase
endmodule
B.3.2 transfer
module transfer(CLOCK 50, KEY, PS2 CLK,
       PS2 DAT, HEX0, HEX1, HEX2, HEX3, note num, outc, MX, MY);
       input CLOCK 50;
       input
              [0:0]KEY;
               PS2 CLK;
       inout
              PS2 DAT;
       inout
       output [6:0]HEX0;
       output [6:0]HEX1;
       output [6:0]HEX2;
       output [6:0]HEX3;
```

```
//output [0:0]LEDR;
output [7:0]MX;
output [6:0]MY;
wire [7:0]mx;
wire [7:0]my;
wire click;
output reg [5:0]note num;
output reg outc;
ps2 mouse P0(.CLOCK 50(CLOCK 50), .KEY(KEY[0]), .PS2 CLK(PS2 CLK),
.PS2 DAT(PS2 DAT), .HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
.HEX3(HEX3), .xpos(mx), .ypos(my), .click(click));
always@(posedge CLOCK 50) begin
       outc <= 1'b0;
       if ((mx == 8'h54) && (my >= 8'h41) && (my <= 8'h71)) begin
               note num <= 6'b010110;//76
               if (click) begin
                       outc <= 1'b1;
                       end
               else begin
                       outc \leq 1'b0;
                       end
               end
       else if ((mx == 8'h57) \&\& (my >= 8'h41) \&\& (my <= 8'h71)) begin
               note num \leq 6'b011001; //73
               if (click) begin
                       outc <= 1'b1;
                       end
               else begin
                       outc <= 1'b0;
                       end
               end
       else if ((mx == 8'h5A) && (my >= 8'h41) && (my <= 8'h71)) begin
               note num \leq 6'b011101; //70
               if (click) begin
                       outc <= 1'b1;
                       end
               else begin
                       outc <= 1'b0;
                       end
               end
       else if ((mx == 8'h51) && (my >= 8'h41) && (my <= 8'h71)) begin
               note num <= 6'b100000;//67
```

```
if (click) begin
                            outc <= 1'b1;
                            end
                     else begin
                            outc <= 1'b0;
                            end
                     end
              else begin
                    note num \leq 6'b00000000;
                     outc <= 1'b0;
                     end
              end
              //assign LEDR[5:0] = note num[5:0];
              //assign LEDR[7] = outc;
              //assign LEDR[7:0] = my[7:0];
              assign MX[7:0] = mx[7:0];
              assign MY[6:0] = my[6:0];
endmodule
B.3.3 ram for mouse erase(IP core)
// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram
// ==
// File Name: ram background.v
// Megafunction Name(s):
//
                    altsyncram
//
// Simulation Library Files(s):
                    altera mf
// *********************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Lite Edition
// *********************
//Copyright (C) 2018 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
```

```
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors. Please
//refer to the applicable agreement for further details.
// synopsys translate off
`timescale 1 ps / 1 ps
// synopsys translate on
module ram background (
        address,
        clock,
        data,
        wren,
        q);
        input
                [14:0] address;
        input
                 clock;
                [8:0] data;
        input
        input
                 wren;
        output [8:0] q;
`ifndef ALTERA RESERVED QIS
// synopsys translate off
`endif
        tri 1
                 clock;
'ifndef ALTERA RESERVED QIS
// synopsys translate on
`endif
        wire [8:0] sub wire0;
        wire [8:0] q = sub wire0[8:0];
                        altsyncram component (
        altsyncram
                                .address a (address),
                                .clock0 (clock),
                                .data a (data),
                                .wren a (wren),
                                .q a (sub wire0),
                                .aclr0 (1'b0),
                                .aclr1 (1'b0),
```

.address b (1'b1),

```
.addressstall b (1'b0),
                             .byteena a (1'b1),
                             .byteena b (1'b1),
                             .clock1 (1'b1),
                             .clocken0 (1'b1),
                             .clocken1 (1'b1),
                             .clocken2 (1'b1),
                             .clocken3 (1'b1),
                             .data_b (1'b1),
                             .eccstatus (),
                             .q b(),
                             .rden_a (1'b1),
                             .rden b (1'b1),
                             .wren b(1'b0);
       defparam
              altsyncram component.clock enable input a = "BYPASS",
              altsyncram component.clock enable output a = "BYPASS",
              altsyncram component.init file = "background.mif",
              altsyncram component.intended device family = "Cyclone V",
              altsyncram component.lpm hint = "ENABLE RUNTIME MOD=NO",
              altsyncram component.lpm type = "altsyncram",
              altsyncram component.numwords a = 32768,
              altsyncram component.operation mode = "SINGLE PORT",
              altsyncram component.outdata aclr a = "NONE",
              altsyncram component.outdata reg a = "UNREGISTERED",
              altsyncram component.power up uninitialized = "FALSE",
              altsyncram component.read during write mode port a =
"NEW DATA NO NBE READ",
              altsyncram component.widthad a = 15,
              altsyncram component.width a = 9,
              altsyncram component.width byteena a = 1;
endmodule
// CNX file retrieval info
// Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE SIZE NUMERIC "9"
```

.addressstall a (1'b0),

```
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "background.mif"
// Retrieval info: PRIVATE: NUMWORDS A NUMERIC "32768"
// Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ DURING WRITE MODE PORT A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL ACLR A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "15"
// Retrieval info: PRIVATE: WidthData NUMERIC "9"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: CLOCK ENABLE INPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK ENABLE OUTPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT FILE STRING "background.mif"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM HINT STRING "ENABLE RUNTIME MOD=NO"
// Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS A NUMERIC "32768"
// Retrieval info: CONSTANT: OPERATION MODE STRING "SINGLE PORT"
// Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER UP UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ DURING WRITE MODE PORT A STRING
"NEW DATA NO NBE READ"
// Retrieval info: CONSTANT: WIDTHAD A NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH A NUMERIC "9"
// Retrieval info: CONSTANT: WIDTH BYTEENA A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 15 0 INPUT NODEFVAL "address[14..0]"
// Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 9 0 INPUT NODEFVAL "data[8..0]"
```

```
// Retrieval info: USED PORT: q 0 0 9 0 OUTPUT NODEFVAL "q[8..0]"
// Retrieval info: USED PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address a 0 0 15 0 address 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data a 0 0 9 0 data 0 0 9 0
// Retrieval info: CONNECT: @wren a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 9 0 @q a 0 0 9 0
// Retrieval info: GEN FILE: TYPE NORMAL ram background.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL ram background.inc FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ram background.cmp FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ram background.bsf FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ram background inst.v FALSE
// Retrieval info: GEN FILE: TYPE NORMAL ram background bb.v TRUE
// Retrieval info: LIB FILE: altera mf
B.3.4 VGA display
vga adapter
/* VGA Adapter
* This is an implementation of a VGA Adapter. The adapter uses VGA mode signalling to initiate
* a 640x480 resolution mode on a computer monitor, with a refresh rate of approximately 60Hz.
* It is designed for easy use in an early digital logic design course to facilitate student
* projects on the Altera DE2 Educational board.
* This implementation of the VGA adapter can display images of varying colour depth at a resolution
* 320x240 or 160x120 superpixels. The concept of superpixels is introduced to reduce the amount of
on-chip
* memory used by the adapter. The following table shows the number of bits of on-chip memory used
by
* the adapter in various resolutions and colour depths.
* Resolution | Mono | 8 colours | 64 colours | 512 colours | 4096 colours | 32768 colours | 262144
colours | 2097152 colours |
* 160x120 | 19200 | 57600 | 115200 | 172800 |
                                                       230400 |
                                                                   288000 |
                                                                               345600 |
403200 |
* 320x240 | 78600 | 230400 | ########## Does not fit
```

\*

.....

---

\* By default the adapter works at the resolution of 320x240 with 8 colours. To set the adapter in any of

- \* the other modes, the adapter must be instantiated with specific parameters. These parameters are:
- \* RESOLUTION a string that should be either "320x240" or "160x120".
- \* MONOCHROME a string that should be "TRUE" if you only want black and white colours, and "FALSE"
- \* otherwise.
- \* BITS\_PER\_COLOUR\_CHANNEL an integer specifying how many bits are available to describe each colour
- \* (R,G,B). A default value of 1 indicates that 1 bit will be used for red
- \* channel, 1 for green channel and 1 for blue channel. This allows 8 colours
- \* to be used.

\*

- \* In addition to the above parameters, a BACKGROUND\_IMAGE parameter can be specified. The parameter
- \* refers to a memory initilization file (MIF) which contains the initial contents of video memory.
- \* By specifying the initial contents of the memory we can force the adapter to initially display an
- \* image of our choice. Please note that the image described by the BACKGROUND\_IMAGE file will only
- \* be valid right after your program the DE2 board. If your circuit draws a single pixel on the screen,
- \* the video memory will be altered and screen contents will be changed. In order to restore the background
- \* image your circuti will have to redraw the background image pixel by pixel, or you will have to
- \* reprogram the DE2 board, thus allowing the video memory to be rewritten.

\*

- \* To use the module connect the vga adapter to your circuit. Your circuit should produce a value for
- \* inputs X, Y and plot. When plot is high, at the next positive edge of the input clock the vga\_adapter
- \* will change the contents of the video memory for the pixel at location (X,Y). At the next redraw
- \* cycle the VGA controller will update the contants of the screen by reading the video memory and copying
- \* it over to the screen. Since the monitor screen has no memory, the VGA controller has to copy the
- \* contents of the video memory to the screen once every 60th of a second to keep the image stable. Thus,
- \* the video memory should not be used for other purposes as it may interfere with the operation of the
- \* VGA Adapter.

\*

- \* As a final note, ensure that the following conditions are met when using this module:
- \* 1. You are implementing the the VGA Adapter on the Altera DE2 board. Using another board may change
- \* the amount of memory you can use, the clock generation mechanism, as well as pin assignments required

- \* to properly drive the VGA digital-to-analog converter.
- \* 2. Outputs VGA\_\* should exist in your top level design. They should be assigned pin locations on the
- \* Altera DE2 board as specified by the DE2\_pin\_assignments.csv file.
- \* 3. The input clock must have a frequency of 50 MHz with a 50% duty cycle. On the Altera DE2 board
- \* PIN N2 is the source for the 50MHz clock.

\*

- \* During compilation with Quartus II you may receive the following warnings:
- \* Warning: Variable or input pin "clocken1" is defined but never used
- \* Warning: Pin "VGA SYNC" stuck at VCC
- \* Warning: Found xx output pins without output pin load capacitance assignment
- \* These warnings can be ignored. The first warning is generated, because the software generated
- \* memory module contains an input called "clocken1" and it does not drive logic. The second warning
- \* indicates that the VGA SYNC signal is always high. This is intentional. The final warning is
- \* generated for the purposes of power analysis. It will persist unless the output pins are assigned
- \* output capacitance. Leaving the capacitance values at 0 pf did not affect the operation of the module.

\*

- \* If you see any other warnings relating to the vga\_adapter, be sure to examine them carefully. They may
- \* cause your circuit to malfunction.

\*

- \* NOTES/REVISIONS:
- \* July 10, 2007 Modified the original version of the VGA Adapter written by Sam Vafaee in 2006. The module
- \* now supports 2 different resolutions as well as uses half the memory compared to prior
- \* implementation. Also, all settings for the module can be specified from the point
- \* of instantiation, rather than by modifying the source code. (Tomasz S. Czajkowski)

\*/

## module vga\_adapter(

```
resetn,
clock,
colour,
x, y, plot,
/* Signals for the DAC to drive the monitor. */
VGA_R,
VGA_G,
VGA_B,
VGA_HS,
VGA_VS,
VGA_BLANK,
VGA_SYNC,
```

## VGA CLK);

parameter BITS PER COLOUR CHANNEL = 1;

- /\* The number of bits per colour channel used to represent the colour of each pixel. A value
- \* of 1 means that Red, Green and Blue colour channels will use 1 bit each to represent the intensity
- \* of the respective colour channel. For BITS\_PER\_COLOUR\_CHANNEL=1, the adapter can display 8 colours.
- \* In general, the adapter is able to use  $2^(3*BITS\_PER\_COLOUR\_CHANNEL$ ) colours. The number of colours is
- \* limited by the screen resolution and the amount of on-chip memory available on the target device.

\*/

parameter MONOCHROME = "FALSE";

- /\* Set this parameter to "TRUE" if you only wish to use black and white colours. Doing so will reduce
  - \* the amount of memory you will use by a factor of 3. \*/

parameter RESOLUTION = "320x240";

- /\* Set this parameter to "160x120" or "320x240". It will cause the VGA adapter to draw each dot on
- \* the screen by using a block of 4x4 pixels ("160x120" resolution) or 2x2 pixels ("320x240" resolution).
- \* It effectively reduces the screen resolution to an integer fraction of 640x480. It was necessary
  - \* to reduce the resolution for the Video Memory to fit within the on-chip memory limits.

\*/

parameter BACKGROUND IMAGE = "background.mif";

- /\* The initial screen displayed when the circuit is first programmed onto the DE2 board can be
  - \* defined useing an MIF file. The file contains the initial colour for each pixel on the screen
- \* and is placed in the Video Memory (VideoMemory module) upon programming. Note that resetting the
  - \* VGA Adapter will not cause the Video Memory to revert to the specified image. \*/

/*************************************	*************	*/
/* Declare inputs and outputs.	*/	
**************************************	************	*/
input resetn;		
input clock:		

```
/* The colour input can be either 1 bit or 3*BITS PER COLOUR CHANNEL bits wide,
depending on
       * the setting of the MONOCHROME parameter.
       input [((MONOCHROME == "TRUE") ? (0) : (BITS PER COLOUR CHANNEL*3-1)):0]
colour;
       /* Specify the number of bits required to represent an (X,Y) coordinate on the screen for
       * a given resolution.
       */
       input [((RESOLUTION == "320x240")?(8):(7)):0]x;
       input [((RESOLUTION == "320x240")?(7):(6)):0] y;
       /* When plot is high then at the next positive edge of the clock the pixel at (x,y) will change
to
       * a new colour, defined by the value of the colour input.
       */
       input plot;
       /* These outputs drive the VGA display. The VGA CLK is also used to clock the FSM
responsible for
       * controlling the data transferred to the DAC driving the monitor. */
       output [7:0] VGA R;
       output [7:0] VGA G;
       output [7:0] VGA B;
       output VGA HS;
       output VGA VS;
       output VGA BLANK;
       output VGA SYNC;
       output VGA CLK;
/***********************
       /* Declare local signals here.
/***********************
       wire valid 160x120;
       wire valid 320x240;
       /* Set to 1 if the specified coordinates are in a valid range for a given resolution.*/
       wire writeEn:
       /* This is a local signal that allows the Video Memory contents to be changed.
       * It depends on the screen resolution, the values of X and Y inputs, as well as
       * the state of the plot signal.
       */
```

```
wire [((MONOCHROME == "TRUE")?(0): (BITS PER COLOUR CHANNEL*3-1)):0]
to ctrl colour;
                            /* Pixel colour read by the VGA controller */
                            wire [((RESOLUTION == "320x240")? (16): (14)):0] user to video memory addr;
                            /* This bus specifies the address in memory the user must write
                               * data to in order for the pixel intended to appear at location (X,Y) to be displayed
                               * at the correct location on the screen.
                               */
                            wire [((RESOLUTION == "320x240")?(16):(14)):0] controller to video memory addr;
                            /* This bus specifies the address in memory the vga controller must read data from
                               * in order to determine the colour of a pixel located at coordinate (X,Y) of the screen.
                               */
                            wire clock 25;
                            /* 25MHz clock generated by dividing the input clock frequency by 2. */
                            wire vcc, gnd;
/* Instances of modules for the VGA adapter.
 assign vcc = 1'b1;
                            assign gnd = 1'b0;
                            vga address translator user input translator(
                                                                                                                                             .x(x), .y(y), .mem address(user to video memory addr));
                                                        defparam user input translator.RESOLUTION = RESOLUTION;
                            /* Convert user coordinates into a memory address. */
                            assign valid 160x120 = ((\{1'b0, x\} >= 0) \& (\{1'b0, x\} < 160) \& (\{1'b0, y\} >= 0) \& (\{1'b
< 120) & (RESOLUTION == "160x120");
                            assign valid 320x240 = ((\{1'b0, x\} \ge 0) \& (\{1'b0, x\} < 320) \& (\{1'b0, y\} \ge 0) \& (\{1'b0, y\} < 320) \& (\{1'b0, y\} \ge 0) \& (\{1'b0, y\} < 320) \& (\{1'b0, y\} \ge 0) 
< 240) & (RESOLUTION == "320x240");
                            assign writeEn = (plot) & (valid 160x120 \mid valid 320x240);
                            /* Allow the user to plot a pixel if and only if the (X,Y) coordinates supplied are in a valid
range. */
                            /* Create video memory. */
                            altsyncram
                                                                                    VideoMemory (
                                                                                                                 .wren a (writeEn),
                                                                                                                 .wren b (gnd),
```

```
.clock0 (clock), // write clock
                            .clock1 (clock 25), // read clock
                            .clocken0 (vcc), // write enable clock
                            .clocken1 (vcc), // read enable clock
                            .address a (user to video memory addr),
                            .address b (controller to video memory addr),
                            .data a (colour), // data in
                            .q b (to ctrl colour)
                                                // data out
                           );
      defparam
              VideoMemory.WIDTH A = ((MONOCHROME == "FALSE")?
(BITS PER COLOUR CHANNEL*3):1),
              VideoMemory.WIDTH B = ((MONOCHROME == "FALSE")?
(BITS PER COLOUR CHANNEL*3):1),
             VideoMemory.INTENDED DEVICE FAMILY = "Cyclone II",
              VideoMemory.OPERATION MODE = "DUAL PORT",
              VideoMemory.WIDTHAD A = ((RESOLUTION == "320x240")?(17):(15)),
              VideoMemory.NUMWORDS A = ((RESOLUTION == "320x240")? (76800):
(19200)),
             VideoMemory.WIDTHAD B = ((RESOLUTION == "320x240")? (17): (15)),
             VideoMemory.NUMWORDS B = ((RESOLUTION == "320x240")? (76800):
(19200)),
             VideoMemory.OUTDATA REG B = "CLOCK1",
             VideoMemory.ADDRESS REG B = "CLOCK1",
              VideoMemory.CLOCK ENABLE INPUT A = "BYPASS",
             VideoMemory.CLOCK ENABLE INPUT B = "BYPASS",
             VideoMemory.CLOCK ENABLE OUTPUT B = "BYPASS",
              VideoMemory.POWER UP UNINITIALIZED = "FALSE",
             VideoMemory.INIT FILE = BACKGROUND IMAGE;
      vga pll mypll(clock, clock 25);
      /* This module generates a clock with half the frequency of the input clock.
       * For the VGA adapter to operate correctly the clock signal 'clock' must be
       * a 50MHz clock. The derived clock, which will then operate at 25MHz, is
       * required to set the monitor into the 640x480@60Hz display mode (also known as
       * the VGA mode).
      wire [9:0] r;
      wire [9:0] g;
      wire [9:0] b;
      /* Assign the MSBs from the controller to the VGA signals */
      assign VGA R = r[9:2];
      assign VGA G = g[9:2];
```

```
assign VGA_B = b[9:2];
       vga controller controller(
                      .vga clock(clock 25),
                      .resetn(resetn),
                      .pixel colour(to ctrl colour),
                      .memory_address(controller_to_video_memory_addr),
                      .VGA R(r),
                      .VGA G(g),
                      .VGA_B(b),
                      .VGA HS(VGA HS),
                      .VGA VS(VGA VS),
                      .VGA BLANK(VGA BLANK),
                      .VGA SYNC(VGA SYNC),
                      .VGA CLK(VGA CLK)
              );
              defparam controller.BITS PER COLOUR CHANNEL =
BITS PER COLOUR CHANNEL;
              defparam controller.MONOCHROME = MONOCHROME;
              defparam controller.RESOLUTION = RESOLUTION;
endmodule
vga address translator
/* This module converts a user specified coordinates into a memory address.
* The output of the module depends on the resolution set by the user.
module vga address translator(x, y, mem address);
       parameter RESOLUTION = "320x240";
       /* Set this parameter to "160x120" or "320x240". It will cause the VGA adapter to draw each
dot on
        * the screen by using a block of 4x4 pixels ("160x120" resolution) or 2x2 pixels ("320x240"
resolution).
        * It effectively reduces the screen resolution to an integer fraction of 640x480. It was
necessary
        * to reduce the resolution for the Video Memory to fit within the on-chip memory limits.
        */
       input [((RESOLUTION == "320x240")?(8):(7)):0]x;
       input [((RESOLUTION == "320x240")?(7):(6)):0] y;
       output reg [((RESOLUTION == "320x240")? (16): (14)):0] mem address;
       /* The basic formula is address = y*WIDTH + x;
        * For 320x240 resolution we can write 320 as (256 + 64). Memory address becomes
        * (y*256) + (y*64) + x;
```

```
* This simplifies multiplication a simple shift and add operation.
        * A leading 0 bit is added to each operand to ensure that they are treated as unsigned
        * inputs. By default the use a '+' operator will generate a signed adder.
        * Similarly, for 160x120 resolution we write 160 as 128+32.
        */
       wire [16:0] res 320x240 = (\{1'b0, y, 8'd0\} + \{1'b0, y, 6'd0\} + \{1'b0, x\});
        wire [15:0] res 160x120 = (\{1'b0, y, 7'd0\} + \{1'b0, y, 5'd0\} + \{1'b0, x\});
       always @(*)
       begin
               if (RESOLUTION == "320x240")
                       mem address = res 320x240;
               else
                       mem address = res 160x120[14:0];
       end
endmodule
vga controller
/* This module implements the VGA controller. It assumes a 25MHz clock is supplied as input.
* General approach:
* Go through each line of the screen and read the colour each pixel on that line should have from
* the Video memory. To do that for each (x,y) pixel on the screen convert (x,y) coordinate to
* a memory address at which the pixel colour is stored in Video memory. Once the pixel colour is
* read from video memory its brightness is first increased before it is forwarded to the VGA DAC.
module vga controller( vga clock, resetn, pixel colour, memory address,
               VGA R, VGA G, VGA B,
               VGA HS, VGA VS, VGA BLANK,
               VGA SYNC, VGA CLK);
       /* Screen resolution and colour depth parameters. */
       parameter BITS PER COLOUR CHANNEL = 1;
       /* The number of bits per colour channel used to represent the colour of each pixel. A value
        * of 1 means that Red, Green and Blue colour channels will use 1 bit each to represent the
intensity
```

- \* of the respective colour channel. For BITS\_PER\_COLOUR\_CHANNEL=1, the adapter can display 8 colours.
- \* In general, the adapter is able to use  $2^(3*BITS\_PER\_COLOUR\_CHANNEL)$  colours. The number of colours is
- \* limited by the screen resolution and the amount of on-chip memory available on the target device.

\*/

```
parameter MONOCHROME = "FALSE";
      /* Set this parameter to "TRUE" if you only wish to use black and white colours. Doing so
will reduce
       * the amount of memory you will use by a factor of 3. */
      parameter RESOLUTION = "320x240";
       /* Set this parameter to "160x120" or "320x240". It will cause the VGA adapter to draw each
dot on
       * the screen by using a block of 4x4 pixels ("160x120" resolution) or 2x2 pixels ("320x240"
resolution).
       * It effectively reduces the screen resolution to an integer fraction of 640x480. It was
necessary
       * to reduce the resolution for the Video Memory to fit within the on-chip memory limits.
       */
      //--- Timing parameters.
      /* Recall that the VGA specification requires a few more rows and columns are drawn
       * when refreshing the screen than are actually present on the screen. This is necessary to
       * generate the vertical and the horizontal syncronization signals. If you wish to use a
       * display mode other than 640x480 you will need to modify the parameters below as well
       * as change the frequency of the clock driving the monitor (VGA CLK).
      parameter C VERT NUM PIXELS = 10'd480;
      parameter C VERT SYNC START = 10'd493;
      parameter C VERT SYNC END = 10'd494; //(C VERT SYNC START + 2 - 1);
      parameter C VERT TOTAL COUNT = 10'd525;
      parameter C HORZ NUM PIXELS = 10'd640;
      parameter C HORZ SYNC START = 10'd659;
      parameter C HORZ SYNC END = 10'd754; //(C HORZ SYNC START + 96 - 1);
      parameter C HORZ TOTAL COUNT = 10'd800;
/***********************
      /* Declare inputs and outputs.
input vga clock, resetn;
      input [((MONOCHROME == "TRUE")?(0):(BITS PER COLOUR CHANNEL*3-1)):0]
pixel_colour;
      output [((RESOLUTION == "320x240")?(16):(14)):0] memory address;
      output reg [9:0] VGA R;
      output reg [9:0] VGA G;
      output reg [9:0] VGA B;
      output reg VGA HS;
```

```
output reg VGA VS;
     output reg VGA BLANK;
     output VGA SYNC, VGA CLK;
/************************
     /* Local Signals.
/*************************
     reg VGA HS1;
     reg VGA VS1;
     reg VGA BLANK1;
     reg [9:0] xCounter, yCounter;
     wire xCounter clear;
     wire yCounter clear;
     wire vcc;
     reg [((RESOLUTION == "320x240") ? (8) : (7)):0] x;
     reg [((RESOLUTION == "320x240") ? (7) : (6)):0] y;
     /* Inputs to the converter. */
/**********************
     /* Controller implementation.
assign vcc = 1'b1;
     /* A counter to scan through a horizontal line. */
     always @(posedge vga clock or negedge resetn)
     begin
           if (!resetn)
                 xCounter \leq 10'd0;
           else if (xCounter clear)
                 xCounter \leq 10'd0;
           else
           begin
                 xCounter <= xCounter + 1'b1;
           end
     assign xCounter clear = (xCounter == (C HORZ TOTAL COUNT-1));
     /* A counter to scan vertically, indicating the row currently being drawn. */
     always @(posedge vga clock or negedge resetn)
```

```
if (!resetn)
                      yCounter \leq 10'd0;
              else if (xCounter clear && yCounter clear)
                      yCounter <= 10'd0;
              else if (xCounter clear)
                                            //Increment when x counter resets
                      yCounter <= yCounter + 1'b1;
       end
       assign yCounter clear = (yCounter == (C VERT TOTAL COUNT-1));
       /* Convert the xCounter/yCounter location from screen pixels (640x480) to our
        * local dots (320x240 or 160x120). Here we effectively divide x/y coordinate by 2 or 4,
        * depending on the resolution. */
       always @(*)
       begin
              if (RESOLUTION == "320x240")
              begin
                      x = xCounter[9:1];
                      y = yCounter[8:1];
              end
              else
              begin
                      x = xCounter[9:2];
                      y = yCounter[8:2];
              end
       end
       /* Change the (x,y) coordinate into a memory address. */
       vga address translator controller translator(
                                     .x(x), .y(y), .mem_address(memory_address) );
              defparam controller translator.RESOLUTION = RESOLUTION;
       /* Generate the vertical and horizontal synchronization pulses. */
       always @(posedge vga clock)
       begin
              //- Sync Generator (ACTIVE LOW)
              VGA HS1 <= ~((xCounter >= C HORZ SYNC START) && (xCounter <=
C HORZ SYNC END));
              VGA VS1 <= ~((yCounter >= C VERT SYNC START) && (yCounter <=
C_VERT_SYNC_END));
              //- Current X and Y is valid pixel range
              VGA_BLANK1 <= ((xCounter < C_HORZ_NUM_PIXELS) && (yCounter <
C VERT NUM PIXELS));
```

begin

```
//- Add 1 cycle delay
              VGA HS <= VGA HS1;
              VGA VS <= VGA VS1;
              VGA_BLANK <= VGA_BLANK1;
       end
       /* VGA sync should be 1 at all times. */
       assign VGA SYNC = vcc;
       /* Generate the VGA clock signal. */
       assign VGA CLK = vga clock;
       /* Brighten the colour output. */
       // The colour input is first processed to brighten the image a little. Setting the top
       // bits to correspond to the R,G,B colour makes the image a bit dull. To brighten the image,
       // each bit of the colour is replicated through the 10 DAC colour input bits. For example,
       // when BITS PER COLOUR CHANNEL is 2 and the red component is set to 2'b10, then
the
       // VGA R input to the DAC will be set to 10'b1010101010.
       integer index;
       integer sub index;
       always @(pixel colour)
       begin
              VGA R \le b0;
              VGA G \le b0;
              VGA B \le b0;
              if (MONOCHROME == "FALSE")
              begin
                      for (index = 10-BITS PER COLOUR CHANNEL; index >= 0; index =
index - BITS PER COLOUR CHANNEL)
                     begin
                             for (sub index = BITS PER COLOUR CHANNEL - 1; sub index
\geq = 0; sub index = sub index - 1)
                             begin
                                    VGA R[sub index+index] <= pixel colour[sub index +
BITS PER COLOUR CHANNEL*2];
                                    VGA G[sub index+index] <= pixel colour[sub index +
BITS PER COLOUR CHANNEL];
                                    VGA B[sub index+index] <= pixel colour[sub index];
                             end
                      end
              end
              else
              begin
```

```
for (index = 0; index < 10; index = index + 1)
                     begin
                             VGA R[index] <= pixel colour[0:0];
                             VGA G[index] <= pixel colour[0:0];
                             VGA B[index] <= pixel colour[0:0];
                      end
              end
       end
endmodule
Vga pll
// megafunction wizard: %ALTPLL%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altpll
// File Name: VgaPll.v
// Megafunction Name(s):
//
                     altpll
// *********************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// 5.0 Build 168 06/22/2005 SP 1 SJ Full Version
// ***********************
//Copyright (C) 1991-2005 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
// synopsys translate off
`timescale 1 ps / 1 ps
```

```
// synopsys translate on
module vga_pll (
        clock in,
        clock_out);
        input
                 clock in;
        output
                 clock_out;
        wire [5:0] clock output bus;
        wire [1:0] clock input bus;
        wire gnd;
        assign gnd = 1'b0;
        assign clock input bus = { gnd, clock in };
        altpll
               altpll component (
                                .inclk (clock input bus),
                                .clk (clock output bus)
                                );
        defparam
                altpll component.operation mode = "NORMAL",
                altpll component.intended device family = "Cyclone II",
                altpll component.lpm type = "altpll",
                altpll component.pll type = "FAST",
                /* Specify the input clock to be a 50MHz clock. A 50 MHz clock is present
                 * on PIN N2 on the DE2 board. We need to specify the input clock frequency
                * in order to set up the PLL correctly. To do this we must put the input clock
                 * period measured in picoseconds in the inclk0 input frequency parameter.
                * 1/(20000 \text{ ps}) = 0.5 * 10^{(5)} \text{ Hz} = 50 * 10^{(6)} \text{ Hz} = 50 \text{ MHz}. */
                altpll component.inclk0 input frequency = 20000,
                altpll component.primary clock = "INCLK0",
                /* Specify output clock parameters. The output clock should have a
                * frequency of 25 MHz, with 50% duty cycle. */
                altpll component.compensate clock = "CLK0",
                altpll component.clk0 phase shift = "0",
                altpll component.clk0 divide by = 2,
                altpll component.clk0 multiply by = 1,
                altpll component.clk0 duty cycle = 50;
        assign clock out = clock output bus[0];
endmodule
// CNX file retrieval info
```

```
// Retrieval info: PRIVATE: MIRROR CLK0 STRING "0"
// Retrieval info: PRIVATE: PHASE SHIFT UNITO STRING "deg"
// Retrieval info: PRIVATE: OUTPUT FREQ UNITO STRING "MHz"
// Retrieval info: PRIVATE: INCLK1 FREQ UNIT COMBO STRING "MHz"
// Retrieval info: PRIVATE: SPREAD USE STRING "0"
// Retrieval info: PRIVATE: SPREAD FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: GLOCKED COUNTER EDIT CHANGED STRING "1"
// Retrieval info: PRIVATE: GLOCK COUNTER EDIT NUMERIC "1048575"
// Retrieval info: PRIVATE: SRC SYNCH COMP RADIO STRING "0"
// Retrieval info: PRIVATE: DUTY_CYCLE0 STRING "50.000000000"
// Retrieval info: PRIVATE: PHASE SHIFT0 STRING "0.00000000"
// Retrieval info: PRIVATE: MULT FACTOR0 NUMERIC "1"
// Retrieval info: PRIVATE: OUTPUT_FREQ MODE0 STRING "1"
// Retrieval info: PRIVATE: SPREAD PERCENT STRING "0.500"
// Retrieval info: PRIVATE: LOCKED OUTPUT CHECK STRING "0"
// Retrieval info: PRIVATE: PLL ARESET CHECK STRING "0"
// Retrieval info: PRIVATE: STICKY CLK0 STRING "1"
// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
// Retrieval info: PRIVATE: BANDWIDTH USE CUSTOM STRING "0"
// Retrieval info: PRIVATE: DEVICE SPEED GRADE STRING "Any"
// Retrieval info: PRIVATE: SPREAD FREQ STRING "50.000"
// Retrieval info: PRIVATE: BANDWIDTH FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: LONG SCAN RADIO STRING "1"
// Retrieval info: PRIVATE: PLL ENHPLL CHECK NUMERIC "0"
// Retrieval info: PRIVATE: LVDS MODE DATA RATE DIRTY NUMERIC "0"
// Retrieval info: PRIVATE: USE CLK0 STRING "1"
// Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
// Retrieval info: PRIVATE: SCAN FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: ZERO DELAY RADIO STRING "0"
// Retrieval info: PRIVATE: PLL PFDENA CHECK STRING "0"
// Retrieval info: PRIVATE: CREATE CLKBAD CHECK STRING "0"
// Retrieval info: PRIVATE: INCLK1 FREQ EDIT STRING "50.000"
// Retrieval info: PRIVATE: CUR DEDICATED CLK STRING "c0"
// Retrieval info: PRIVATE: PLL FASTPLL CHECK NUMERIC "0"
// Retrieval info: PRIVATE: ACTIVECLK CHECK STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH FREQ UNIT STRING "MHz"
// Retrieval info: PRIVATE: INCLK0 FREQ UNIT COMBO STRING "MHz"
// Retrieval info: PRIVATE: GLOCKED MODE CHECK STRING "0"
// Retrieval info: PRIVATE: NORMAL MODE RADIO STRING "1"
// Retrieval info: PRIVATE: CUR FBIN CLK STRING "e0"
// Retrieval info: PRIVATE: DIV FACTORO NUMERIC "1"
// Retrieval info: PRIVATE: INCLK1 FREQ UNIT CHANGED STRING "1"
// Retrieval info: PRIVATE: HAS MANUAL SWITCHOVER STRING "1"
// Retrieval info: PRIVATE: EXT FEEDBACK RADIO STRING "0"
// Retrieval info: PRIVATE: PLL AUTOPLL CHECK NUMERIC "1"
// Retrieval info: PRIVATE: CLKLOSS CHECK STRING "0"
```

```
// Retrieval info: PRIVATE: BANDWIDTH USE AUTO STRING "1"
// Retrieval info: PRIVATE: SHORT SCAN RADIO STRING "0"
// Retrieval info: PRIVATE: LVDS MODE DATA RATE STRING "Not Available"
// Retrieval info: PRIVATE: CLKSWITCH CHECK STRING "1"
// Retrieval info: PRIVATE: SPREAD FREQ UNIT STRING "KHz"
// Retrieval info: PRIVATE: PLL ENA CHECK STRING "0"
// Retrieval info: PRIVATE: INCLKO FREQ EDIT STRING "50.000"
// Retrieval info: PRIVATE: CNX NO COMPENSATE RADIO STRING "0"
// Retrieval info: PRIVATE: INT FEEDBACK MODE RADIO STRING "1"
// Retrieval info: PRIVATE: OUTPUT FREQ0 STRING "25.000"
// Retrieval info: PRIVATE: PRIMARY CLK COMBO STRING "inclk0"
// Retrieval info: PRIVATE: CREATE INCLK1 CHECK STRING "0"
// Retrieval info: PRIVATE: SACN INPUTS CHECK STRING "0"
// Retrieval info: PRIVATE: DEV FAMILY STRING "Cyclone II"
// Retrieval info: PRIVATE: SWITCHOVER COUNT EDIT NUMERIC "1"
// Retrieval info: PRIVATE: SWITCHOVER FEATURE ENABLED STRING "1"
// Retrieval info: PRIVATE: BANDWIDTH PRESET STRING "Low"
// Retrieval info: PRIVATE: GLOCKED FEATURE ENABLED STRING "1"
// Retrieval info: PRIVATE: USE CLKENA0 STRING "0"
// Retrieval info: PRIVATE: LVDS PHASE SHIFT UNITO STRING "deg"
// Retrieval info: PRIVATE: CLKBAD SWITCHOVER CHECK STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH USE PRESET STRING "0"
// Retrieval info: PRIVATE: PLL LVDS PLL CHECK NUMERIC "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: CLK0 DUTY CYCLE NUMERIC "50"
// Retrieval info: CONSTANT: LPM TYPE STRING "altpll"
// Retrieval info: CONSTANT: CLK0 MULTIPLY BY NUMERIC "1"
// Retrieval info: CONSTANT: INCLK0 INPUT FREQUENCY NUMERIC "20000"
// Retrieval info: CONSTANT: CLK0 DIVIDE BY NUMERIC "2"
// Retrieval info: CONSTANT: PLL TYPE STRING "FAST"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone II"
// Retrieval info: CONSTANT: OPERATION MODE STRING "NORMAL"
// Retrieval info: CONSTANT: COMPENSATE CLOCK STRING "CLK0"
// Retrieval info: CONSTANT: CLK0 PHASE SHIFT STRING "0"
// Retrieval info: USED PORT: c0 0 0 0 0 OUTPUT VCC "c0"
// Retrieval info: USED PORT: @clk 0 0 6 0 OUTPUT VCC "@clk[5..0]"
// Retrieval info: USED PORT: inclk0 0 0 0 0 INPUT GND "inclk0"
// Retrieval info: USED PORT: @extclk 0 0 4 0 OUTPUT VCC "@extclk[3..0]"
// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
// Retrieval info: GEN FILE: TYPE NORMAL VgaPll.v TRUE FALSE
// Retrieval info: GEN_FILE: TYPE NORMAL VgaPll.inc FALSE FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL VgaPll.cmp FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL VgaPll.bsf FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL VgaPll inst.v FALSE FALSE
```

```
B.4 Audio controller(Eecg.toronto.edu, 2019)
B.4.1 Altera UP Audio Bit Counter
/***********************
           Altera\_UP\_Audio\_Bit\_Counter
* Module:
* Description:
    This module counts which bits for serial audio transfers. The module *
  assume that the data format is I2S, as it is described in the audio
  chip's datasheet.
module Altera UP Audio Bit Counter (
     // Inputs
     clk,
      reset,
      bit clk rising edge,
      bit clk falling edge,
      left right clk rising edge,
      left right clk falling edge,
     // Bidirectionals
     // Outputs
      counting
);
             Parameter Declarations
*****************************
parameter BIT COUNTER INIT
                              = 5'd31;
/**********************
              Port Declarations
// Inputs
input
                        clk;
```

```
input
                  reset;
input
                   bit clk rising edge;
input
                   bit clk falling edge;
                  left right clk rising edge;
input
input
                   left right clk falling edge;
// Bidirectionals
// Outputs
output reg
                   counting;
Constant Declarations
******************************
/***********************
       Internal wires and registers Declarations
******************************
// Internal Wires
wire
                   reset bit counter;
// Internal Registers
                  bit counter;
reg
              [4:0]
// State Machine Registers
/**********************
          Finite State Machine(s)
******************************
/***********************
           Sequential logic
  ******************************
always @(posedge clk)
begin
    if (reset == 1'b1)
         bit counter <= 5'h00;
    else if (reset bit counter == 1'b1)
         bit counter <= BIT COUNTER INIT;
    else if ((bit clk falling edge == 1'b1) && (bit counter != 5'h00))
```

```
bit counter <= bit counter - 5'h01;
end
always @(posedge clk)
begin
     if (reset == 1'b1)
          counting <= 1'b0;
     else if (reset bit counter == 1'b1)
          counting <= 1'b1;
     else if ((bit clk falling edge == 1'b1) && (bit counter == 5'h00))
          counting <= 1'b0;
end
/**********************
            Combinational logic
***********************************
assign reset bit counter = left right clk rising edge |
                                     left right clk falling edge;
/***********************
             Internal Modules
     ****************************
endmodule
B.4.2 Altera UP Audio In Deserializer
Altera UP Audio In Deserializer
* Module:
* Description:
   This module read data from the Audio ADC on the Altera DE2 board.
*****************************
module Altera UP Audio In Deserializer (
     // Inputs
     clk,
     reset,
     bit clk rising edge,
     bit clk falling edge,
     left_right_clk_rising_edge,
     left right clk falling edge,
```

```
serial audio in data,
     read left audio data en,
     read right audio data en,
     // Bidirectionals
     // Outputs
     left audio fifo read space,
     right audio fifo read space,
     left channel data,
     right channel data
);
/***********************
            Parameter Declarations
       **************************
parameter AUDIO DATA WIDTH
                           = 32;
parameter BIT COUNTER INIT
                           = 5'd31;
Port Declarations
*****************************
// Inputs
input
                      clk;
input
                      reset;
input
                      bit clk rising edge;
input
                      bit clk falling edge;
input
                      left right clk rising edge;
input
                      left right clk falling edge;
input
                      done channel sync;
input
                      serial audio in data;
input
                      read left audio data en;
input
                      read right audio data en;
// Bidirectionals
// Outputs
```

done\_channel\_sync,

```
output reg
           [7:0]
                left audio fifo read space;
output reg
           [7:0]
                right_audio_fifo_read_space;
output
           [AUDIO_DATA_WIDTH:1]
                                 left channel data;
output
           [AUDIO DATA WIDTH:1]
                                 right channel data;
/**********************
        Internal wires and registers Declarations
****************************
// Internal Wires
wire
                      valid audio input;
wire
                      left channel fifo is empty;
wire
                      right channel fifo is empty;
wire
                      left channel fifo is full;
wire
                      right_channel_fifo_is_full;
wire
           [6:0]
                left channel fifo used;
wire
           [6:0]
                right channel fifo used;
// Internal Registers
                [AUDIO DATA WIDTH:1]
                                       data in shift reg;
reg
// State Machine Registers
/***********************
            Finite State Machine(s)
******************************
/************************
             Sequential logic
     **************************
always @(posedge clk)
begin
     if (reset == 1'b1)
           left audio fifo read space
                                            <= 8'h00;
     else
     begin
           left audio fifo read space[7]
                                      <= left channel fifo is full;
           left audio fifo read space[6:0]
                                       <= left channel fifo used;
     end
end
```

```
always @(posedge clk)
begin
      if (reset == 1'b1)
            right audio fifo read_space
                                                <= 8'h00;
      else
      begin
            right audio fifo read space[7]
                                         <= right channel fifo is full;
                                         <= right channel _fifo_used;
            right audio fifo read space[6:0]
      end
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            data in shift reg
                             <= {AUDIO DATA WIDTH{1'b0}};
      else if (bit clk rising edge & valid audio input)
            data in shift reg
                  {data in shift reg[(AUDIO DATA WIDTH - 1):1],
                  serial audio in data};
end
/***********************
              Combinational logic
/*********************************
               Internal Modules
******************************
Altera UP Audio Bit Counter Audio Out Bit Counter (
     // Inputs
      .clk
                                                (clk),
                                                (reset),
      .reset
      .bit clk rising edge
                                    (bit clk rising edge),
                                    (bit clk falling edge),
      .bit clk falling edge
      .left right clk rising edge
                                    (left right clk rising edge),
      .left right clk falling edge
                              (left right clk falling edge),
     // Bidirectionals
```

```
// Outputs
       .counting
                                                            (valid audio input)
);
defparam
       Audio Out Bit Counter.BIT COUNTER INIT = BIT COUNTER INIT;
Altera_UP_SYNC_FIFO Audio_In_Left_Channel FIFO(
       // Inputs
       .clk
                              (clk),
       .reset
                              (reset),
                              (left right clk falling edge & ~left channel fifo is full &
       .write en
done channel sync),
       .write data
                              (data in shift reg),
       .read en
                              (read left audio data en & ~left channel fifo is empty),
       // Bidirectionals
       // Outputs
       .fifo is empty (left channel fifo is empty),
       .fifo is full
                      (left channel fifo is full),
       .words used
                              (left channel fifo used),
       .read data
                              (left channel data)
);
defparam
       Audio In Left Channel FIFO.DATA WIDTH = AUDIO DATA WIDTH,
       Audio In Left Channel FIFO.DATA DEPTH = 128,
       Audio In Left Channel FIFO.ADDR WIDTH = 7;
Altera UP SYNC FIFO Audio In Right Channel FIFO(
       // Inputs
       .clk
                              (clk),
                              (reset),
       .reset
       .write en
                              (left right clk rising edge & ~right channel fifo is full &
done channel sync),
       .write data
                              (data in shift reg),
                              (read right audio data en & ~right channel fifo is empty),
       .read en
       // Bidirectionals
       // Outputs
       .fifo is empty (right channel fifo is empty),
```

```
.fifo is full
                   (right channel fifo is full),
      .words\_used
                          (right channel fifo used),
      .read data
                          (right channel data)
);
defparam
      Audio In Right Channel FIFO.DATA WIDTH
                                                     = AUDIO_DATA_WIDTH,
      Audio In Right Channel FIFO.DATA DEPTH
                                                     = 128,
      Audio In Right Channel FIFO.ADDR WIDTH
                                                     = 7;
endmodule
B.4.3 Altera UP Audio Out Serializer
/**********************
* Module:
            Altera UP Audio Out Serializer
* Description:
    This module writes data to the Audio DAC on the Altera DE2 board. *
******************************
module Altera UP Audio Out Serializer (
      // Inputs
      clk,
      reset,
      bit clk rising edge,
      bit clk falling edge,
      left right clk rising edge,
      left right clk falling edge,
      left channel data,
      left channel data en,
      right channel data,
      right channel data en,
      // Bidirectionals
      // Outputs
      left channel fifo write space,
      right_channel_fifo_write_space,
      serial audio out data
);
```

```
/************************
           Parameter Declarations
*****************************
parameter AUDIO DATA WIDTH
                         = 32;
Port Declarations
// Inputs
input
                    clk;
                    reset;
input
input
                    bit clk rising edge;
input
                    bit clk falling edge;
input
                    left right clk rising edge;
input
                    left right clk falling edge;
input
          [AUDIO DATA WIDTH:1]
                                    left channel data;
input
                    left channel data en;
input
          [AUDIO DATA WIDTH:1]
                                    right channel data;
input
                    right channel data en;
// Bidirectionals
// Outputs
               left_channel_fifo_write space;
output reg
          [7:0]
               right_channel_fifo_write_space;
output reg
          [7:0]
                    serial audio out data;
output reg
/***********************
       Internal wires and registers Declarations
*****************************
// Internal Wires
wire
                    read left channel;
wire
                    read_right_channel;
                    left channel fifo is empty;
wire
wire
                    right_channel_fifo_is_empty;
                    left channel fifo is full;
wire
```

```
wire
                        right channel fifo is full;
wire
            [6:0]
                  left channel fifo used;
wire
            [6:0]
                  right channel fifo used;
            [AUDIO DATA WIDTH:1]
                                          left channel from fifo;
wire
            [AUDIO_DATA_WIDTH:1]
wire
                                          right_channel_from_fifo;
// Internal Registers
                              left channel was read;
reg
                  [AUDIO DATA WIDTH:1]
                                          data out shift reg;
reg
// State Machine Registers
/***********************
             Finite State Machine(s)
**********************
/***********************
              Sequential logic
***********************************
always @(posedge clk)
begin
      if (reset == 1'b1)
            left channel fifo write space <= 8'h00;
      else
            left channel fifo write space <= 8'h80 -
{left channel fifo is full,left channel fifo used};
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            right channel fifo write space <= 8'h00;
      else
            right channel fifo write space <= 8'h80 -
{right channel fifo is full, right channel fifo used};
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            serial audio out data <= 1'b0;
```

```
else
            serial_audio_out_data <= data_out_shift_reg[AUDIO_DATA_WIDTH];</pre>
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            left channel was read <= 1'b0;
      else if (read left channel)
            left channel was read <=1'b1;
      else if (read right channel)
            left channel was read <=1'b0;
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            data out_shift_reg
                              <= {AUDIO DATA WIDTH{1'b0}};
      else if (read left channel)
            data out shift reg
                              <= left channel from fifo;
      else if (read right channel)
            data out shift reg
                              <= right channel from fifo;
      else if (left right clk rising edge | left right clk falling edge)
            data out shift reg
                              <= {AUDIO DATA WIDTH{1'b0}};
      else if (bit_clk_falling edge)
            data out shift reg
                               <=
                  {data out shift reg[(AUDIO DATA WIDTH - 1):1], 1'b0};
end
     **************************
              Combinational logic
                                           *
**********************
assign read left channel
                        = left right clk rising edge &
                                                 ~left channel fifo is empty &
                                                 ~right channel fifo is empty;
assign read right channel
                        = left right clk falling edge &
                                                 left channel was read;
Internal Modules
    ****************************
Altera UP SYNC FIFO Audio Out Left Channel FIFO(
```

```
// Inputs
       .clk
                              (clk),
       .reset
                              (reset),
       .write en
                              (left channel data en & ~left channel fifo is full),
       .write data
                              (left channel data),
       .read en
                              (read left channel),
       // Bidirectionals
       // Outputs
       .fifo is empty
                      (left channel fifo is empty),
       .fifo is full
                      (left channel fifo is full),
       .words used
                              (left channel fifo used),
       .read data
                              (left channel from fifo)
);
defparam
       Audio Out Left Channel FIFO.DATA WIDTH
                                                            = AUDIO DATA WIDTH,
       Audio Out Left Channel FIFO.DATA DEPTH
                                                            = 128,
       Audio Out Left Channel FIFO.ADDR WIDTH
                                                            = 7;
Altera UP SYNC FIFO Audio Out Right Channel FIFO(
       // Inputs
       .clk
                              (clk),
       .reset
                              (reset),
       .write_en
                              (right channel data en & ~right channel fifo is full),
                              (right channel data),
       .write data
                              (read right channel),
       .read en
       // Bidirectionals
       // Outputs
       .fifo is empty
                      (right channel fifo is empty),
                      (right_channel_fifo is full),
       .fifo is full
       .words used
                              (right channel fifo used),
       .read data
                              (right channel from fifo)
);
defparam
                                                            = AUDIO DATA_WIDTH,
       Audio Out Right Channel FIFO.DATA WIDTH
       Audio Out Right Channel FIFO.DATA DEPTH
                                                            = 128,
       Audio Out Right Channel FIFO.ADDR WIDTH
                                                            = 7;
```

```
B.4.4 Altera UP Clock Edge
/*********************
* Module:
        Altera_UP_Clock_Edge
* Description:
   This module finds clock edges of one clock at the frquency of
  another clock.
module Altera_UP_Clock_Edge (
    // Inputs
    clk,
    reset,
    test clk,
    // Bidirectionals
    // Outputs
    rising_edge,
    falling edge
);
Parameter Declarations
******************************
/***********************
           Port Declarations
*****************************
// Inputs
input
                  clk;
input
                  reset;
input
                  test_clk;
// Bidirectionals
```

```
// Outputs
output
                rising_edge;
output
                falling edge;
Constant Declarations
************************************
/***********************
      Internal wires and registers Declarations
*******************************
// Internal Wires
wire
                found edge;
// Internal Registers
                     cur test clk;
reg
                     last test clk;
reg
// State Machine Registers
Finite State Machine(s)
******************************
/***********************
          Sequential logic
    *************************
always @(posedge clk)
    cur test clk
            <= test clk;
always @(posedge clk)
    last test clk
            <= cur test clk;
Combinational logic
******************************
// Output Assignments
assign rising edge
            = found edge & cur test clk;
assign falling_edge
            = found edge & last test clk;
// Internal Assignments
assign found edge
            = last test clk ^ cur test clk;
```

```
/*********************
         Internal Modules
************************************
endmodule
B.4.5 Altera UP SYNC FIFO
* Module:
       Altera UP SYNC FIFO
* Description:
  This module is a FIFO with same clock for both reads and writes.
****************************
module Altera_UP_SYNC FIFO (
   // Inputs
   clk,
   reset,
   write en,
   write data,
   read en,
   // Bidirectionals
   // Outputs
   fifo is empty,
   fifo is full,
   words used,
   read data
);
Parameter Declarations
********************************
       DATA WIDTH
parameter
                   = 32;
       DATA_DEPTH= 128;
parameter
parameter
       ADDR_WIDTH
                   = 7;
```

*	Port Declarations	*
*****************************		
// Inputs		
input	clk;	
input	reset;	
. ,	٠,	
input	write_e	
input	[DATA_WIDTH:1]	write_data;
input	read_er	n;
// Bidirectionals		
// Outputs		
output	fifo is	empty;
output	fifo_is_	
output	[ADDR_WIDTH:1]	words_used;
output	[DATA_WIDTH:1]	read_data;
/*************************************		
•	ernal wires and registers	
	_	**************************************
// Internal Wires		
// Internal Registers		
// State Machine Registers		
/*************************************		
*	Finite State Machine(s	*
*****	,	, ******************/
/*****	******	*************
*	Sequential logic	*
**************************************		
/******	******	************
*	Combinational logic	*
******		**************

```
Internal Modules
******************************
scfifo Sync FIFO (
      // Inputs
       .clock
                            (clk),
       .sclr
                            (reset),
       .data
                            (write data),
       .wrreq
                            (write en),
       .rdreq
                            (read en),
       // Bidirectionals
      // Outputs
       .empty
                            (fifo is empty),
       .full
                            (fifo is full),
       .usedw
                            (words_used),
                                   (read data)
       .q
      // Unused
       // synopsys translate off
       .aclr
                            (),
       .almost empty (),
       .almost full
       // synopsys translate on
);
defparam
                                          = "OFF",
       Sync FIFO.add ram output register
       Sync FIFO.intended device family
                                          = "Cyclone II",
       Sync FIFO.lpm numwords
                                                        = DATA DEPTH,
       Sync FIFO.lpm showahead
                                                        = "ON",
       Sync FIFO.lpm type
                                                        = "scfifo",
       Sync FIFO.lpm width
                                                        = DATA WIDTH,
       Sync FIFO.lpm widthu
                                                 = ADDR WIDTH,
       Sync FIFO.overflow checking
                                                 = "OFF",
                                                 = "OFF",
       Sync FIFO.underflow checking
       Sync FIFO.use eab
                                                        = "ON";
```

endmodule

```
B.4.6 Audio Clock
// megafunction wizard: %ALTPLL%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altpll
// File Name: Audio Clock.v
// Megafunction Name(s):
//
                      altpll
//
// Simulation Library Files(s):
                      altera mf
// =
// *********************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// 7.2 Build 151 09/26/2007 SJ Full Version
// ***********************
//Copyright (C) 1991-2007 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
// synopsys translate off
`timescale 1 ps / 1 ps
// synopsys translate on
module Audio Clock (
       areset,
       inclk0,
       c0,
       locked);
```

```
input
         areset;
input
         inclk0;
output
         c0;
output
         locked;
wire [5:0] sub_wire0;
wire sub wire2;
wire [0:0] sub wire 5 = 1'h0;
wire [0:0] sub_wire1 = sub_wire0[0:0];
wire c0 = sub wire1;
wire locked = sub_wire2;
wire sub_wire3 = inclk0;
wire [1:0] sub wire4 = {sub wire5, sub wire3};
altpll
        altpll_component (
                         .inclk (sub_wire4),
                         .areset (areset),
                         .clk (sub wire0),
                         .locked (sub_wire2),
                         .activeclock (),
                         .clkbad(),
                         .clkena ({6{1'b1}}),
                         .clkloss(),
                         .clkswitch (1'b0),
                         .configupdate (1'b0),
                         .enable0(),
                         .enable1(),
                         .extclk(),
                         .extclkena (\{4\{1'b1\}\}\),
                         .fbin (1'b1),
                         .fbmimicbidir (),
                         .fbout (),
                         .pfdena (1'b1),
                         .phasecounterselect ({4{1'b1}}),
                         .phasedone (),
                         .phasestep (1'b1),
                         .phaseupdown (1'b1),
                         .pllena (1'b1),
                         .scanaclr (1'b0),
                         .scanclk (1'b0),
                         .scanclkena (1'b1),
                         .scandata (1'b0),
                         .scandataout (),
                         .scandone (),
                         .scanread (1'b0),
```

```
.scanwrite (1'b0),
                      .sclkout0(),
                      .sclkout1 (),
                      .vcooverrange (),
                      .vcounderrange ());
defparam
       altpll component.clk0 divide by = 4,
       altpll component.clk0 duty cycle = 50,
       altpll component.clk0 multiply by = 1,
       altpll component.clk0 phase shift = "0".
       altpll component.compensate clock = "CLK0",
       altpll component.gate lock signal = "NO",
       altpll component.inclk0 input frequency = 20000,
       altpll component.intended device family = "Cyclone II",
       altpll component.invalid lock multiplier = 5,
       altpll component.lpm hint = "CBX MODULE PREFIX=Audio Clock",
       altpll component.lpm type = "altpll",
       altpll component.operation mode = "NORMAL",
       altpll component.port activeclock = "PORT UNUSED",
       altpll component.port areset = "PORT USED",
       altpll component.port clkbad0 = "PORT UNUSED",
       altpll component.port clkbad1 = "PORT UNUSED",
       altpll component.port clkloss = "PORT UNUSED",
       altpll component.port clkswitch = "PORT UNUSED",
       altpll_component.port_configupdate = "PORT_UNUSED",
       altpll component.port fbin = "PORT UNUSED",
       altpll component.port inclk0 = "PORT USED",
       altpll component.port inclk1 = "PORT UNUSED",
       altpll component.port locked = "PORT USED",
       altpll component.port pfdena = "PORT UNUSED",
       altpll component.port phasecounterselect = "PORT UNUSED",
       altpll component.port phasedone = "PORT UNUSED",
       altpll component.port phasestep = "PORT UNUSED",
       altpll component.port phaseupdown = "PORT UNUSED",
       altpll component.port pllena = "PORT UNUSED",
       altpll component.port scanaclr = "PORT UNUSED",
       altpll component.port scanclk = "PORT UNUSED",
       altpll component.port scanclkena = "PORT UNUSED",
       altpll component.port scandata = "PORT UNUSED",
       altpll component.port scandataout = "PORT UNUSED",
       altpll component.port scandone = "PORT UNUSED",
       altpll component.port scanread = "PORT UNUSED",
       altpll component.port scanwrite = "PORT UNUSED",
       altpll component.port clk0 = "PORT USED",
       altpll component.port clk1 = "PORT UNUSED".
       altpll component.port clk2 = "PORT UNUSED",
```

```
altpll_component.port_clk3 = "PORT_UNUSED",
altpll_component.port_clk4 = "PORT_UNUSED",
altpll_component.port_clk5 = "PORT_UNUSED",
altpll_component.port_clkena0 = "PORT_UNUSED",
altpll_component.port_clkena1 = "PORT_UNUSED",
altpll_component.port_clkena2 = "PORT_UNUSED",
altpll_component.port_clkena3 = "PORT_UNUSED",
altpll_component.port_clkena4 = "PORT_UNUSED",
altpll_component.port_clkena5 = "PORT_UNUSED",
altpll_component.port_extclk0 = "PORT_UNUSED",
altpll_component.port_extclk1 = "PORT_UNUSED",
altpll_component.port_extclk2 = "PORT_UNUSED",
altpll_component.port_extclk3 = "PORT_UNUSED",
altpll_component.port_extclk3 = "PORT_UNUSED",
altpll_component.port_extclk3 = "PORT_UNUSED",
altpll_component.port_extclk3 = "PORT_UNUSED",
altpll_component.valid_lock_multiplier = 1;
```

## endmodule

```
// CNX file retrieval info
// Retrieval info: PRIVATE: ACTIVECLK CHECK STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
// Retrieval info: PRIVATE: BANDWIDTH FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH FREQ UNIT STRING "MHz"
// Retrieval info: PRIVATE: BANDWIDTH PRESET STRING "Low"
// Retrieval info: PRIVATE: BANDWIDTH USE AUTO STRING "1"
// Retrieval info: PRIVATE: BANDWIDTH USE CUSTOM STRING "0"
// Retrieval info: PRIVATE: BANDWIDTH USE PRESET STRING "0"
// Retrieval info: PRIVATE: CLKBAD SWITCHOVER CHECK STRING "0"
// Retrieval info: PRIVATE: CLKLOSS CHECK STRING "0"
// Retrieval info: PRIVATE: CLKSWITCH CHECK STRING "1"
// Retrieval info: PRIVATE: CNX NO COMPENSATE RADIO STRING "0"
// Retrieval info: PRIVATE: CREATE CLKBAD CHECK STRING "0"
// Retrieval info: PRIVATE: CREATE INCLK1 CHECK STRING "0"
// Retrieval info: PRIVATE: CUR DEDICATED CLK STRING "c0"
// Retrieval info: PRIVATE: CUR FBIN CLK STRING "e0"
// Retrieval info: PRIVATE: DEVICE SPEED GRADE STRING "6"
// Retrieval info: PRIVATE: DIV FACTORO NUMERIC "4"
// Retrieval info: PRIVATE: DUTY CYCLE0 STRING "50.000000000"
// Retrieval info: PRIVATE: EXPLICIT SWITCHOVER COUNTER STRING "0"
// Retrieval info: PRIVATE: EXT FEEDBACK RADIO STRING "0"
// Retrieval info: PRIVATE: GLOCKED COUNTER EDIT CHANGED STRING "1"
// Retrieval info: PRIVATE: GLOCKED FEATURE ENABLED STRING "1"
// Retrieval info: PRIVATE: GLOCKED MODE CHECK STRING "0"
// Retrieval info: PRIVATE: GLOCK COUNTER EDIT NUMERIC "1048575"
```

```
// Retrieval info: PRIVATE: HAS MANUAL SWITCHOVER STRING "1"
// Retrieval info: PRIVATE: INCLK0 FREQ EDIT STRING "50.000"
// Retrieval info: PRIVATE: INCLK0 FREQ UNIT COMBO STRING "MHz"
// Retrieval info: PRIVATE: INCLK1 FREQ EDIT STRING "100.000"
// Retrieval info: PRIVATE: INCLK1 FREQ EDIT CHANGED STRING "1"
// Retrieval info: PRIVATE: INCLK1 FREQ UNIT CHANGED STRING "1"
// Retrieval info: PRIVATE: INCLK1 FREQ UNIT COMBO STRING "MHz"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
// Retrieval info: PRIVATE: INT FEEDBACK MODE RADIO STRING "1"
// Retrieval info: PRIVATE: LOCKED OUTPUT CHECK STRING "1"
// Retrieval info: PRIVATE: LONG SCAN RADIO STRING "1"
// Retrieval info: PRIVATE: LVDS MODE DATA RATE STRING "Not Available"
// Retrieval info: PRIVATE: LVDS MODE DATA RATE DIRTY NUMERIC "0"
// Retrieval info: PRIVATE: LVDS PHASE SHIFT UNITO STRING "deg"
// Retrieval info: PRIVATE: MIRROR CLK0 STRING "0"
// Retrieval info: PRIVATE: MULT_FACTOR0 NUMERIC "1"
// Retrieval info: PRIVATE: NORMAL MODE RADIO STRING "1"
// Retrieval info: PRIVATE: OUTPUT FREQ0 STRING "100.000000000"
// Retrieval info: PRIVATE: OUTPUT FREQ MODE0 STRING "0"
// Retrieval info: PRIVATE: OUTPUT FREQ UNITO STRING "MHz"
// Retrieval info: PRIVATE: PHASE RECONFIG FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: PHASE RECONFIG INPUTS CHECK STRING "0"
// Retrieval info: PRIVATE: PHASE SHIFT0 STRING "0.00000000"
// Retrieval info: PRIVATE: PHASE SHIFT STEP ENABLED CHECK STRING "0"
// Retrieval info: PRIVATE: PHASE SHIFT UNITO STRING "deg"
// Retrieval info: PRIVATE: PLL ADVANCED PARAM CHECK STRING "0"
// Retrieval info: PRIVATE: PLL ARESET CHECK STRING "1"
// Retrieval info: PRIVATE: PLL AUTOPLL CHECK NUMERIC "1"
// Retrieval info: PRIVATE: PLL ENA CHECK STRING "0"
// Retrieval info: PRIVATE: PLL ENHPLL CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL FASTPLL CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL FBMIMIC CHECK STRING "0"
// Retrieval info: PRIVATE: PLL LVDS PLL CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PLL PFDENA CHECK STRING "0"
// Retrieval info: PRIVATE: PLL TARGET HARCOPY CHECK NUMERIC "0"
// Retrieval info: PRIVATE: PRIMARY CLK COMBO STRING "inclk0"
// Retrieval info: PRIVATE: RECONFIG FILE STRING "Audio Clock.mif"
// Retrieval info: PRIVATE: SACN INPUTS CHECK STRING "0"
// Retrieval info: PRIVATE: SCAN_FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: SELF RESET LOCK LOSS STRING "0"
// Retrieval info: PRIVATE: SHORT SCAN RADIO STRING "0"
// Retrieval info: PRIVATE: SPREAD FEATURE ENABLED STRING "0"
// Retrieval info: PRIVATE: SPREAD FREQ STRING "50.000"
// Retrieval info: PRIVATE: SPREAD FREQ UNIT STRING "KHz"
// Retrieval info: PRIVATE: SPREAD PERCENT STRING "0.500"
// Retrieval info: PRIVATE: SPREAD USE STRING "0"
```

```
// Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
// Retrieval info: PRIVATE: STICKY CLK0 STRING "1"
// Retrieval info: PRIVATE: SWITCHOVER COUNT EDIT NUMERIC "1"
// Retrieval info: PRIVATE: SWITCHOVER FEATURE ENABLED STRING "1"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
// Retrieval info: PRIVATE: USE CLK0 STRING "1"
// Retrieval info: PRIVATE: USE CLKENA0 STRING "0"
// Retrieval info: PRIVATE: USE MIL SPEED_GRADE NUMERIC "0"
// Retrieval info: PRIVATE: ZERO DELAY RADIO STRING "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: CLK0 DIVIDE BY NUMERIC "4"
// Retrieval info: CONSTANT: CLK0 DUTY CYCLE NUMERIC "50"
// Retrieval info: CONSTANT: CLK0 MULTIPLY BY NUMERIC "1"
// Retrieval info: CONSTANT: CLK0 PHASE SHIFT STRING "0"
// Retrieval info: CONSTANT: COMPENSATE CLOCK STRING "CLK0"
// Retrieval info: CONSTANT: GATE LOCK SIGNAL STRING "NO"
// Retrieval info: CONSTANT: INCLK0 INPUT FREQUENCY NUMERIC "20000"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone II"
// Retrieval info: CONSTANT: INVALID LOCK MULTIPLIER NUMERIC "5"
// Retrieval info: CONSTANT: LPM TYPE STRING "altpll"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
// Retrieval info: CONSTANT: PORT ACTIVECLOCK STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT ARESET STRING "PORT USED"
// Retrieval info: CONSTANT: PORT CLKBAD0 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT CLKBAD1 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT CLKLOSS STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT CLKSWITCH STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT CONFIGUPDATE STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT FBIN STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT INCLK0 STRING "PORT USED"
// Retrieval info: CONSTANT: PORT INCLK1 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT LOCKED STRING "PORT USED"
// Retrieval info: CONSTANT: PORT PFDENA STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT PHASECOUNTERSELECT STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT PHASEDONE STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT PHASESTEP STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT PHASEUPDOWN STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT PLLENA STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANACLR STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANCLK STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANCLKENA STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANDATA STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANDATAOUT STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANDONE STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANREAD STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT SCANWRITE STRING "PORT UNUSED"
```

```
// Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
// Retrieval info: CONSTANT: PORT clk1 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT clk3 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT clk4 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT clk5 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT clkena0 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
// Retrieval info: CONSTANT: PORT clkena3 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT clkena4 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT clkena5 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT extclk0 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT extclk1 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT extclk2 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: PORT extclk3 STRING "PORT UNUSED"
// Retrieval info: CONSTANT: VALID LOCK MULTIPLIER NUMERIC "1"
// Retrieval info: USED PORT: @clk 0 0 6 0 OUTPUT CLK EXT VCC "@clk[5..0]"
// Retrieval info: USED PORT: @extclk 0 0 4 0 OUTPUT CLK EXT VCC "@extclk[3..0]"
// Retrieval info: USED PORT: areset 0 0 0 0 INPUT GND "areset"
// Retrieval info: USED PORT: c0 0 0 0 0 OUTPUT CLK EXT VCC "c0"
// Retrieval info: USED PORT: inclk0 0 0 0 0 INPUT CLK EXT GND "inclk0"
// Retrieval info: USED PORT: locked 0 0 0 0 OUTPUT GND "locked"
// Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0
// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
// Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
// Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
// Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock.v TRUE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock.ppf TRUE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock.inc FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock.cmp FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock.bsf FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock inst.v FALSE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock bb.v TRUE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock waveforms.html TRUE FALSE
// Retrieval info: GEN FILE: TYPE NORMAL Audio Clock wave*.jpg FALSE FALSE
// Retrieval info: LIB FILE: altera mf
// Retrieval info: CBX MODULE PREFIX: ON
B.4.7 Altera UP Avalon Audio
/************
```

\* Module: Altera\_UP\_Avalon\_Audio

\*

```
* Description:
   This module reads and writes data to the Audio chip on Altera's DE2 *
 Development and Education Board. The audio chip must be in master mode *
  and the digital format must be left justified.
module Audio Controller(
     // Inputs
     CLOCK 50,
     reset,
     clear audio in memory,
     read audio in,
     clear audio out memory,
     left channel audio out,
     right channel audio out,
     write audio out,
     AUD ADCDAT,
     // Bidirectionals
     AUD BCLK,
     AUD ADCLRCK,
     AUD DACLRCK,
     // Outputs
     left_channel_audio in,
     right_channel_audio_in,
     audio in available,
     audio out allowed,
     AUD XCK,
     AUD DACDAT
);
/************************
             Parameter Declarations
     ******************************
localparam AUDIO DATA WIDTH
                            = 32;
localparam BIT_COUNTER_INIT
                            = 5'd31;
```

```
Port Declarations
************************************
// Inputs
input
                        CLOCK_50;
input
                        reset;
input
                        clear_audio_in_memory;
input
                        read audio in;
input
                        clear_audio_out_memory;
input
            [AUDIO DATA WIDTH:1]
                                    left channel audio out;
            [AUDIO DATA WIDTH:1]
                                    right channel audio out;
input
                        write audio out;
input
input
                        AUD ADCDAT;
// Bidirectionals
inout
                        AUD_BCLK;
inout
                        AUD ADCLRCK;
inout
                        AUD DACLRCK;
// Outputs
output reg
                        audio in available;
            [AUDIO_DATA_WIDTH:1]
                                    left_channel_audio_in;
output
output
            [AUDIO DATA WIDTH:1]
                                    right channel audio in;
output reg
                        audio_out_allowed;
                        AUD_XCK;
output
                        AUD DACDAT;
output
/***********************
         Internal wires and registers Declarations
// Internal Wires
wire
                        bclk rising edge;
wire
                        bclk falling edge;
                        adc lrclk rising edge;
wire
                        adc_lrclk_falling_edge;
wire
wire
                        dac lrclk rising edge;
                        dac_lrclk_falling_edge;
wire
wire
            [7:0]
                 left channel read available;
```

```
[7:0]
                  right channel read available;
            [7:0]
                  left channel write space;
wire
wire
            [7:0]
                  right_channel_write_space;
// Internal Registers
                               done adc channel sync;
reg
reg
                               done dac channel sync;
// State Machine Registers
/***********************
             Finite State Machine(s)
******************************
/************************
               Sequential logic
       *****************************
// Output Registers
always @ (posedge CLOCK 50)
begin
      if (reset == 1'b1)
            audio in available <= 1'b0;
      else if ((left channel read available[7] | left channel read available[6])
                  & (right channel read available[7] | right channel read available[6]))
            audio in available <= 1'b1;
      else
            audio in available <= 1'b0;
end
always @ (posedge CLOCK 50)
begin
      if (reset == 1'b1)
            audio out allowed <= 1'b0;
      else if ((left channel write space[7] | left channel write space[6])
                  & (right channel write space[7] | right channel write space[6]))
            audio out allowed <= 1'b1;
      else
            audio out allowed <= 1'b0;
end
// Internal Registers
always @ (posedge CLOCK 50)
```

wire

```
begin
     if (reset == 1'b1)
           done adc channel sync <= 1'b0;
     else if (adc lrclk rising edge == 1'b1)
           done adc channel sync <= 1'b1;
end
always @ (posedge CLOCK 50)
begin
     if (reset == 1'b1)
           done dac channel sync <= 1'b0;
     else if (dac lrclk falling edge == 1'b1)
           done dac channel sync <= 1'b1;
end
/**********************
             Combinational logic
******************************
assign AUD BCLK
                      = 1'bZ;
assign AUD ADCLRCK
                      = 1'bZ;
assign AUD DACLRCK
                      = 1'bZ;
Internal Modules
******************************
Altera UP Clock Edge Bit Clock Edges (
     // Inputs
     .clk
                      (CLOCK 50),
     .reset
                      (reset),
     .test clk
                      (AUD BCLK),
     // Bidirectionals
     // Outputs
     .rising edge
                (bclk rising edge),
     .falling edge
                (bclk_falling_edge)
);
Altera UP Clock Edge ADC Left Right Clock Edges (
     // Inputs
     .clk
                      (CLOCK 50),
                      (reset),
     .reset
```

```
.test\_clk
                               (AUD_ADCLRCK),
       // Bidirectionals
       // Outputs
       .rising edge
                       (adc_lrclk_rising_edge),
       .falling edge
                       (adc lrclk falling edge)
);
Altera UP Clock Edge DAC Left Right Clock Edges (
       // Inputs
       .clk
                               (CLOCK 50),
                               (reset),
       .reset
       .test\_clk
                               (AUD_DACLRCK),
       // Bidirectionals
       // Outputs
       .rising edge
                       (dac_lrclk_rising_edge),
       .falling edge
                       (dac lrclk falling edge)
);
Altera UP Audio In Deserializer Audio In Deserializer (
       // Inputs
       .clk
                                                               (CLOCK 50),
       .reset
                                                               (reset | clear audio in memory),
       .bit_clk_rising_edge
                                               (bclk rising edge),
       .bit clk falling edge
                                               (bclk falling edge),
       .left right clk rising edge
                                               (adc lrclk rising edge),
       .left_right_clk_falling edge
                                       (adc_lrclk_falling_edge),
        .done channel sync
                                                       (done adc channel sync),
       .serial audio in data
                                               (AUD ADCDAT),
       .read left audio data en
                                               (read audio in & audio in available),
       .read right audio data en
                                               (read audio in & audio in available),
       // Bidirectionals
       // Outputs
       .left audio fifo read space
                                               (left channel read available),
        right audio fifo read space
                                       (right channel read available),
```

```
.left channel data
                                                    (left_channel_audio_in),
       .right channel data
                                                    (right channel audio in)
);
defparam
       Audio In Deserializer.AUDIO DATA WIDTH = AUDIO DATA WIDTH,
       Audio In Deserializer.BIT COUNTER INIT = BIT COUNTER INIT;
Altera UP Audio Out Serializer Audio Out Serializer (
       // Inputs
       .clk
                                                            (CLOCK 50),
                                                            (reset | clear audio out memory),
       .reset
       .bit clk rising edge
                                             (bclk rising edge),
       .bit clk falling edge
                                             (bclk falling edge),
       .left right clk rising edge
                                             (done dac channel sync & dac lrclk rising edge),
       .left right clk falling edge
                                     (done dac channel sync & dac lrclk falling edge),
       .left channel data
                                                    (left channel audio out),
       .left channel data en
                                             (write audio out & audio out allowed),
       .right channel data
                                                    (right channel audio out),
       right channel data en
                                             (write audio out & audio out allowed),
       // Bidirectionals
       // Outputs
       .left channel fifo write space (left channel write space),
       .right channel fifo write space (right channel write space),
       .serial audio out data
                                             (AUD DACDAT)
);
defparam
       Audio Out Serializer.AUDIO DATA WIDTH = AUDIO DATA WIDTH;
Audio Clock Audio Clock (
       // Inputs
       .inclk0
                              (CLOCK 50),
       .areset
                              ()
       // Outputs
       .c0
                                     (AUD XCK),
       .locked
                              ()
);
endmodule
```

```
B.4.8 avconf (Eecg.toronto.edu, 2019)
                    //
module avconf (
                           Host Side
                                         CLOCK 50,
                                         reset,
                                         //
                                                I2C Side
                                         FPGA I2C SCLK,
                                         FPGA I2C SDAT
                                                             );
//
      Host Side
input
             CLOCK 50;
input
             reset;
      I2C Side
//
             FPGA I2C SCLK;
output
             FPGA I2C SDAT;
inout
      Internal Registers/Wires
//
      [15:0] mI2C CLK DIV;
reg
      [23:0] mI2C DATA;
reg
                    mI2C CTRL CLK;
reg
                    mI2C_GO;
reg
             mI2C END;
wire
             mI2C ACK;
wire
wire
             iRST N = !reset;
      [15:0] LUT DATA;
reg
             LUT INDEX;
      [5:0]
reg
      [3:0]
             mSetup ST;
reg
parameter USE MIC INPUT
                                  = 1'b0;
parameter AUD LINE IN LC = 9'd24;
parameter AUD LINE IN RC = 9'd24;
parameter AUD LINE OUT LC
                                  = 9'd119;
parameter AUD LINE OUT RC
                                  = 9'd119;
parameter AUD ADC PATH
                                  = 9'd17;
parameter AUD DAC PATH
                                  = 9'd6;
parameter AUD POWER
                                         = 9'h000;
parameter AUD DATA FORMAT
                                  = 9'd77;
parameter AUD SAMPLE CTRL
                                  = 9'd0;
parameter AUD SET ACTIVE = 9'h001;
//
      Clock Setting
                                  50000000;
             CLK Freq
                                                //
                                                       50
                                                             MHz
parameter
                           =
             I2C_Freq
                                  20000;
                                                       20
parameter
                                                //
                                                             KHz
//
      LUT Data Number
             LUT SIZE
parameter
                                  50;
```

Audio Data Index

```
parameter
           SET LIN L
                             0;
parameter
           SET_LIN_R
                             1;
                             2;
parameter
           SET HEAD L =
parameter
           SET HEAD R =
                             3;
           A PATH CTRL
parameter
                             =
                                   4;
parameter
           D PATH CTRL
                             =
                                   5;
parameter
           POWER_ON =
                             6;
           SET FORMAT=
parameter
                             7;
parameter
           SAMPLE CTRL
                             =
                                   8;
           SET_ACTIVE =
parameter
                             9;
//
      Video Data Index
           SET VIDEO =
                             10;
parameter
always@(posedge CLOCK 50 or negedge iRST N)
begin
     if(!iRST N)
     begin
           mI2C CTRL CLK
                                   0;
           mI2C CLK DIV
                             <=
                                   0;
     end
     else
     begin
                             < (CLK Freq/I2C Freq))
           if( mI2C_CLK_DIV
           mI2C CLK DIV
                                   mI2C CLK DIV+1;
           else
           begin
                 mI2C CLK DIV
                                   <=
                                         0;
                 mI2C CTRL CLK
                                         ~mI2C CTRL CLK;
                                   <=
           end
     end
end
I2C Controller u0
                       .CLOCK(mI2C CTRL CLK),
                                                     //
                                                           Controller Work
                 (
Clock
                                   .FPGA I2C SCLK(FPGA I2C SCLK),
     //
           I2C CLOCK
                                   .FPGA I2C SDAT(FPGA I2C SDAT),
     //
           I2C DATA
                                   .I2C DATA(mI2C DATA),
                                                                 //
DATA:[SLAVE ADDR,SUB ADDR,DATA]
                                   .GO(mI2C GO),
                                                                 //
                                                                       GO
transfor
                                                                       //
                                   .END(mI2C_END),
     END transfor
```

```
.ACK(mI2C_ACK),
     ACK
                                   .RESET(iRST N)
                                                     );
always@(posedge mI2C_CTRL_CLK or negedge iRST N)
begin
     if(!iRST N)
     begin
           LUT INDEX <=
                             0;
           mSetup ST
                       <=
                             0;
           mI2C_GO
                             <=
                                   0;
     end
     else
     begin
           if(LUT_INDEX<LUT_SIZE)</pre>
           begin
                 case(mSetup_ST)
                 0:
                       begin
                             if(LUT INDEX<SET VIDEO)
                             mI2C DATA <=
                                               {8'h34,LUT_DATA};
                             else
                             mI2C\ DATA\ <=
                                               {8'h40,LUT DATA};
                             mI2C GO
                                                     1;
                                               \leq=
                             mSetup ST
                                         <=
                                               1;
                       end
                 1:
                       begin
                             if(mI2C END)
                             begin
                                   if(!mI2C_ACK)
                                   mSetup ST
                                                     2;
                                   else
                                   mSetup_ST
                                                     0;
                                   mI2C GO
                                                          0;
                                                     \leq=
                             end
                       end
                 2:
                       begin
                             LUT INDEX <=
                                               LUT INDEX+1;
                             mSetup ST
                                         <=
                                               0;
                       end
                 endcase
           end
     end
end
```

//

```
///////// Config Data LUT
                                always
begin
      LUT DATA
                         16'h0000;
      case(LUT INDEX)
            Audio Config Data
      SET LIN L
                         LUT_DATA
                                            {7'h0, AUD LINE IN LC};
                                      <=
      SET LIN R
                         LUT DATA
                                      \leq=
                                            {7'h1, AUD LINE IN RC};
      SET HEAD L:
                         LUT DATA
                                            {7'h2, AUD LINE OUT LC};
                                      <=
      SET_HEAD_R:
                         LUT_DATA
                                            {7'h3, AUD_LINE_OUT_RC};
                                      \leq=
      A PATH CTRL
                               LUT DATA
                                                   {7'h4, AUD ADC PATH} +
(16'h0004 * USE MIC INPUT);
                                                   {7'h5, AUD DAC PATH};
      D PATH CTRL
                               LUT DATA
      POWER ON:
                         LUT DATA
                                            {7'h6, AUD POWER};
                                      <=
                                            {7'h7, AUD DATA FORMAT};
      SET FORMAT:
                         LUT DATA
                                      <=
      SAMPLE CTRL
                               LUT DATA
                                                   {7'h8, AUD SAMPLE CTRL};
      SET ACTIVE:
                         LUT DATA
                                            {7'h9, AUD SET ACTIVE};
                                      <=
            Video Config Data
      SET VIDEO+0:
                         LUT DATA
                                      <=
                                            16'h1500;
      SET VIDEO+1:
                         LUT DATA
                                      <=
                                            16'h1741;
      SET VIDEO+2:
                         LUT DATA
                                      <=
                                            16'h3a16;
      SET VIDEO+3:
                         LUT DATA
                                      <= 16'h503f; // 16'h5004;
      SET VIDEO+4:
                         LUT DATA
                                      <=
                                            16'hc305;
      SET VIDEO+5:
                         LUT DATA
                                      <=
                                            16'hc480;
      SET VIDEO+6:
                         LUT DATA
                                      <=
                                            16'h0e80;
      SET VIDEO+7:
                         LUT DATA
                                            16'h503f; // 16'h5020;
                                      <=
      SET VIDEO+8:
                         LUT DATA
                                      <=
                                            16'h5218;
      SET VIDEO+9:
                         LUT DATA
                                      <=
                                            16'h58ed;
      SET VIDEO+10:
                         LUT DATA
                                            16'h77c5;
                                      <=
      SET VIDEO+11:
                         LUT DATA
                                      <=
                                            16'h7c93;
      SET VIDEO+12:
                         LUT DATA
                                      <=
                                            16'h7d00;
      SET VIDEO+13:
                         LUT DATA
                                            16'hd048;
                                      <=
      SET VIDEO+14:
                         LUT DATA
                                      <=
                                            16'hd5a0;
      SET VIDEO+15:
                         LUT DATA
                                      <=
                                            16'hd7ea;
      SET VIDEO+16:
                         LUT DATA
                                            16'he43e;
                                      <=
      SET VIDEO+17:
                         LUT DATA
                                      <=
                                            16'hea0f;
      SET VIDEO+18:
                         LUT DATA
                                      <=
                                            16'h3112;
      SET VIDEO+19:
                         LUT DATA
                                            16'h3281;
                                      <=
      SET VIDEO+20:
                         LUT DATA
                                      <=
                                            16'h3384;
                         LUT DATA
      SET VIDEO+21:
                                      <=
                                            16'h37A0;
      SET VIDEO+22:
                         LUT DATA
                                      \leq =
                                            16'he580;
      SET VIDEO+23:
                         LUT DATA
                                      <=
                                            16'he603;
      SET VIDEO+24:
                         LUT DATA
                                      <=
                                            16'he785;
      SET VIDEO+25:
                         LUT DATA
                                            16'h2778; // 16'h503f; // 16'h5000;
                                      \leq =
      SET VIDEO+26:
                         LUT DATA
                                      <=
                                            16'h5100;
      SET VIDEO+27:
                         LUT DATA
                                            16'h0050;
                                      \leq =
```

```
SET VIDEO+28:
                            LUT_DATA
                                                 16'h1000;
                                          <=
       SET VIDEO+29:
                            LUT DATA
                                          <=
                                                 16'h0402;
       SET VIDEO+30:
                            LUT DATA
                                          <=
                                                 16'h0860;
       SET VIDEO+31:
                            LUT DATA
                                                 16'h0a18;
                                          <=
                            LUT DATA
       SET VIDEO+32:
                                          <=
                                                 16'h1100;
       SET VIDEO+33:
                            LUT DATA
                                          <=
                                                 16'h2b00;
       SET_VIDEO+34:
                            LUT_DATA
                                          <=
                                                 16'h2c8c;
       SET VIDEO+35:
                            LUT DATA
                                          <=
                                                 16'h2df8;
       SET VIDEO+36:
                            LUT DATA
                                          <=
                                                 16'h2eee;
       SET VIDEO+37:
                            LUT DATA
                                          <=
                                                 16'h2ff4;
       SET VIDEO+38:
                            LUT DATA
                                                 16'h30d2;
                                          \leq=
       SET VIDEO+39:
                            LUT DATA
                                          <=
                                                 16'h0e05;
       endcase
end
endmodule
B.4.9 i2c controller
// Copyright (c) 2005 by Terasic Technologies Inc.
//
// Permission:
//
  Terasic grants permission to use and modify this code for use
  in synthesis for all Terasic Development Boards and Altrea Development
  Kits made by Terasic. Other use of this code, including the selling
   duplication, or modification of any portion is strictly prohibited.
//
//
// Disclaimer:
//
  This VHDL or Verilog source code is intended as a design reference
  which illustrates how these types of functions can be implemented.
  It is the user's responsibility to verify their design for
  consistency and functionality through the use of formal
  verification methods. Terasic provides no warranty regarding the use
  or functionality of this code.
//
//
// -----
//
//
            Terasic Technologies Inc
//
            356 Fu-Shin E. Rd Sec. 1. JhuBei City,
            HsinChu County, Taiwan
//
```

//

302

```
//
//
         web: http://www.terasic.com/
//
         email: support@terasic.com
// -----
// Major Functions:i2c controller
//
// -----
// Revision History :
// -----
// Ver : | Author : | Mod. Date : | Changes Made:
                :| 05/07/10 :|
// V1.0 : | Joe Yang
                            Initial Revision
// V2.0 : | Paul Chow : | 10/31/17 : | For DE1 SoC
// -----
module I2C Controller (
     CLOCK,
     FPGA I2C SCLK,//I2C CLOCK
     FPGA I2C SDAT,//I2C DATA
     I2C_DATA,//DATA:[SLAVE_ADDR,SUB_ADDR,DATA]
     GO, //GO transfor
     END, //END transfor
     W R, //W R
     ACK,
           //ACK
     RESET,
     //TEST
     SD COUNTER,
     SDO
);
     input CLOCK;
     input [23:0]I2C DATA;
     input GO;
     input RESET;
     input W R;
     inout FPGA_I2C_SDAT;
     output FPGA I2C SCLK;
     output END;
     output ACK;
//TEST
     output [5:0] SD_COUNTER;
     output SDO;
```

```
reg SCLK;
reg END;
reg [23:0]SD;
reg [5:0]SD_COUNTER;
wire FPGA 12C SCLK=SCLK | ( ((SD COUNTER >= 4) & (SD COUNTER <=30))? ~CLOCK :0
wire FPGA I2C SDAT=SDO?1'bz:0;
reg ACK1,ACK2,ACK3;
wire ACK=ACK1 | ACK2 | ACK3;
//--I2C COUNTER
always @(negedge RESET or posedge CLOCK) begin
if (!RESET) SD_COUNTER=6'b111111;
else begin
if (GO==0)
      SD_COUNTER=0;
      else
      if (SD COUNTER < 6'b111111) SD COUNTER=SD COUNTER+1;
end
end
//----
always @(negedge RESET or posedge CLOCK) begin
if (!RESET) begin SCLK=1;SDO=1; ACK1=0;ACK2=0;ACK3=0; END=1; end
else
case (SD COUNTER)
      6'd0 : begin ACK1=0 ;ACK2=0 ;ACK3=0 ; END=0; SDO=1; SCLK=1; end
      //start
      6'd1: begin SD=I2C DATA;SDO=0;end
      6'd2 : SCLK=0;
      //SLAVE ADDR
      6'd3 : SDO=SD[23];
      6'd4 : SDO=SD[22];
      6'd5 : SDO=SD[21];
      6'd6 : SDO=SD[20];
      6'd7 : SDO=SD[19];
      6'd8 : SDO=SD[18];
      6'd9 : SDO=SD[17];
      6'd10 : SDO=SD[16];
      6'd11: SDO=1'b1;//ACK
      //SUB ADDR
      6'd12 : begin SDO=SD[15]; ACK1=FPGA I2C SDAT; end
      6'd13 : SDO=SD[14];
```

```
6'd15 : SDO=SD[12];
      6'd16 : SDO=SD[11];
      6'd17 : SDO=SD[10];
      6'd18 : SDO=SD[9];
      6'd19 : SDO=SD[8];
      6'd20 : SDO=1'b1;//ACK
     //DATA
      6'd21: begin SDO=SD[7]; ACK2=FPGA_I2C_SDAT; end
      6'd22 : SDO=SD[6];
      6'd23 : SDO=SD[5];
      6'd24 : SDO=SD[4];
      6'd25 : SDO=SD[3];
      6'd26 : SDO=SD[2];
      6'd27 : SDO=SD[1];
      6'd28 : SDO=SD[0];
      6'd29 : SDO=1'b1;//ACK
     //stop
 6'd30 : begin SDO=1'b0;
                        SCLK=1'b0; ACK3=FPGA I2C SDAT; end
 6'd31 : SCLK=1'b1;
 6'd32 : begin SDO=1'b1; END=1; end
endcase
end
endmodule
B.5 PS2 controller (Eecg.toronto.edu, 2019)
B.5.1 Altera UP PS2
/**********************
* Module:
           Altera_UP_PS2
* Description:
    This module communicates with the PS2 core.
****************************
```

6'd14 : SDO=SD[13];

```
module PS2 Controller #(parameter INITIALIZE MOUSE = 1) (
     // Inputs
     CLOCK 50,
     reset,
     the command,
     send_command,
     // Bidirectionals
     PS2_CLK,
                                     // PS2 Clock
                                     // PS2 Data
     PS2 DAT,
     // Outputs
     command was sent,
     error communication timed out,
     received data,
     received data en
                                // If 1 - new data has been received
);
/***********************
            Parameter Declarations
     **************************
/***************************
             Port Declarations
// Inputs
input
                CLOCK_50;
input
                reset;
input
     [7:0]
          the command;
input
                send command;
// Bidirectionals
inout
                PS2 CLK;
inout
                PS2 DAT;
// Outputs
output
                command was sent;
output
                error communication timed out;
output [7:0]
          received data;
output
                received data en;
```

```
wire [7:0] the command w;
wire send command w, command was sent w, error communication timed out w;
generate
     if(INITIALIZE MOUSE) begin
           assign the command w = init done? the command: 8'hf4;
           assign send command w = init done? send command: (!command was sent w
&&!error communication timed out w);
           assign command was sent = init done? command was sent w:0;
           assign error communication timed out = init done?
error communication timed out w:1;
           reg init done;
           always @(posedge CLOCK 50)
                 if(reset) init done <= 0;
                 else if(command was sent w) init done <= 1;
     end else begin
           assign the command w = the command;
           assign send command w = send command;
           assign command was sent = command was sent w;
           assign error communication timed out = error communication timed out w;
     end
endgenerate
/***********************
             Constant Declarations
*****************************
// states
localparam
           PS2 STATE 0 IDLE
                                         = 3'h0,
                 PS2 STATE 1 DATA IN
                                                     = 3'h1,
                 PS2 STATE 2_COMMAND_OUT
                                                     = 3'h2,
                 PS2 STATE 3 END TRANSFER
                                               = 3'h3,
                 PS2 STATE 4 END DELAYED
                                                     = 3'h4;
/*********************
         Internal wires and registers Declarations
*****************************
// Internal Wires
wire
                 ps2 clk posedge;
wire
                 ps2 clk negedge;
                 start receiving data;
wire
                 wait for incoming data;
wire
```

```
// Internal Registers
reg
             [7:0]
                   idle_counter;
                          ps2 clk reg;
reg
                          ps2 data reg;
reg
                          last ps2 clk;
reg
// State Machine Registers
             [2:0]
                   ns ps2 transceiver;
             [2:0]
                   s_ps2_transceiver;
reg
/**********************
              Finite State Machine(s)
       **********************
always @(posedge CLOCK 50)
begin
      if (reset == 1'b1)
             s_ps2_transceiver <= PS2_STATE_0_IDLE;</pre>
      else
             s ps2 transceiver <= ns ps2 transceiver;
end
always @(*)
begin
      // Defaults
      ns_ps2_transceiver = PS2_STATE_0_IDLE;
  case (s_ps2_transceiver)
      PS2_STATE_0_IDLE:
             begin
                   if ((idle counter == 8'hFF) &&
                                 (send command == 1'b1))
                          ns ps2 transceiver = PS2 STATE 2 COMMAND OUT;
                   else if ((ps2 data reg == 1'b0) && (ps2 clk posedge == 1'b1))
                          ns_ps2_transceiver = PS2_STATE_1_DATA_IN;
                   else
                          ns ps2 transceiver = PS2 STATE 0 IDLE;
             end
      PS2 STATE 1 DATA IN:
             begin
                   if ((received data en == 1'b1)/* && (ps2 clk posedge == 1'b1)*/)
                          ns ps2 transceiver = PS2 STATE 0 IDLE;
                    else
                          ns ps2 transceiver = PS2 STATE 1 DATA IN;
             end
```

```
begin
                   if ((command was sent == 1'b1) ||
                         (error communication timed out == 1'b1))
                         ns ps2 transceiver = PS2 STATE 3 END TRANSFER;
                   else
                         ns_ps2_transceiver = PS2_STATE_2_COMMAND_OUT;
            end
      PS2 STATE 3 END TRANSFER:
            begin
                   if (send command == 1'b0)
                         ns ps2 transceiver = PS2 STATE 0 IDLE;
                   else if ((ps2 data reg == 1'b0) && (ps2 clk posedge == 1'b1))
                         ns ps2 transceiver = PS2 STATE 4 END DELAYED;
                   else
                         ns ps2 transceiver = PS2 STATE 3 END TRANSFER;
            end
      PS2_STATE_4_END_DELAYED:
            begin
                   if (received data en == 1'b1)
                   begin
                         if (send command == 1'b0)
                                ns ps2 transceiver = PS2 STATE 0 IDLE;
                         else
                               ns ps2 transceiver = PS2 STATE 3 END TRANSFER;
                   end
                   else
                         ns ps2 transceiver = PS2 STATE 4 END DELAYED;
            end
      default:
                   ns ps2 transceiver = PS2 STATE 0 IDLE;
      endcase
end
                 **********************
               Sequential logic
*****************************
always @(posedge CLOCK 50)
begin
      if (reset == 1'b1)
      begin
            last ps2 clk
                         <= 1'b1;
            ps2_clk_reg
                                \leq 1'b1;
            ps2 data reg
                        <= 1'b1;
```

PS2\_STATE\_2\_COMMAND\_OUT:

```
end
      else
      begin
            last_ps2_clk
                         <= ps2_clk_reg;
            ps2 clk reg
                                \leq PS2 CLK;
            ps2_data_reg <= PS2_DAT;
      end
end
always @(posedge CLOCK 50)
begin
      if (reset == 1'b1)
            idle counter <= 6'h00;
      else if ((s ps2 transceiver == PS2 STATE 0 IDLE) &&
                   (idle counter != 8'hFF))
            idle counter <= idle counter + 6'h01;
      else if (s ps2 transceiver != PS2 STATE 0 IDLE)
            idle counter <= 6'h00;
end
/*********************************
               Combinational logic
******************************
assign ps2 clk posedge =
                   ((ps2_clk_reg == 1'b1) && (last_ps2_clk == 1'b0)) ? 1'b1 : 1'b0;
assign ps2 clk negedge =
                   ((ps2 clk reg == 1'b0) && (last ps2 clk == 1'b1)) ? 1'b1 : 1'b0;
                                = (s ps2 transceiver == PS2_STATE_1_DATA_IN);
assign start receiving data
assign wait for incoming data =
                   (s ps2 transceiver == PS2 STATE 3 END TRANSFER);
                Internal Modules
*****************************
Altera UP PS2 Data In PS2 Data In (
      // Inputs
      .clk
                                                   (CLOCK 50),
      .reset
                                                   (reset),
      wait for incoming data
                                             (wait for incoming data),
      .start receiving data
                                      (start receiving data),
```

```
.ps2_clk_posedge
                                                (ps2_clk_posedge),
      .ps2_clk_negedge
                                                (ps2_clk_negedge),
       .ps2 data
                                                       (ps2 data reg),
      // Bidirectionals
      // Outputs
      .received data
                                                (received data),
      .received data en
                                                (received data en)
);
Altera UP PS2 Command Out PS2 Command Out (
      // Inputs
       .clk
                                                       (CLOCK 50),
      .reset
                                                       (reset),
       .the command
                                                (the command w),
      .send command
                                                (send command w),
       .ps2 clk posedge
                                                (ps2 clk posedge),
      .ps2 clk negedge
                                                (ps2_clk_negedge),
      // Bidirectionals
      .PS2\_CLK
                                                       (PS2_CLK),
      .PS2 DAT
                                                       (PS2 DAT),
      // Outputs
      .command was sent
                                                (command was sent w),
      .error communication timed out
                                         (error communication timed out w)
);
endmodule
B.5.2 Altera UP PS2 Data In
/*************************
* Module:
             Altera_UP_PS2_Data_In
* Description:
    This module accepts incoming data from a PS2 core.
module Altera_UP_PS2_Data_In (
      // Inputs
```

```
clk,
     reset,
     wait_for_incoming_data,
     start receiving data,
     ps2_clk_posedge,
     ps2 clk negedge,
     ps2 data,
     // Bidirectionals
     // Outputs
     received data,
     received data en
                                  // If 1 - new data has been received
);
             Parameter Declarations
*****************************
/***********************
              Port Declarations
// Inputs
input
                      clk;
input
                      reset;
input
                      wait for incoming data;
input
                      start receiving data;
input
                      ps2 clk posedge;
input
                      ps2 clk negedge;
input
                      ps2 data;
// Bidirectionals
// Outputs
output reg
           [7:0]
                 received_data;
                      received data en;
output reg
Constant Declarations
```

```
********************************
// states
localparam
           PS2 STATE 0 IDLE
                                        = 3'h0.
                 PS2_STATE_1_WAIT_FOR_DATA
                 PS2 STATE 2 DATA IN
                                                   = 3'h2,
                 PS2 STATE 3 PARITY IN
                                             = 3'h3,
                 PS2_STATE_4_STOP_IN
                                                   = 3'h4;
/**********************
        Internal wires and registers Declarations
******************************
// Internal Wires
                 [3:0]
                      data count;
reg
                 [7:0]
                       data shift reg;
reg
// State Machine Registers
                 [2:0]
                      ns ps2 receiver;
reg
                      s ps2 receiver;
                 [2:0]
reg
/***************************
            Finite State Machine(s)
***********************************
always @(posedge clk)
begin
     if (reset == 1'b1)
           s ps2 receiver <= PS2 STATE 0 IDLE;
     else
           s ps2 receiver <= ns ps2 receiver;
end
always @(*)
begin
     // Defaults
     ns ps2 receiver = PS2 STATE 0 IDLE;
 case (s ps2 receiver)
     PS2 STATE 0 IDLE:
           begin
                 if ((wait for incoming data == 1'b1) &&
                            (received data en == 1'b0))
                       ns ps2 receiver = PS2 STATE 1 WAIT FOR DATA;
                 else if ((start receiving data == 1'b1) &&
                            (received data en == 1'b0))
                       ns ps2 receiver = PS2 STATE 2 DATA IN;
                 else
```

```
ns_ps2_receiver = PS2_STATE_0_IDLE;
            end
      PS2 STATE 1 WAIT FOR DATA:
            begin
                  if ((ps2 data == 1'b0) && (ps2 clk posedge == 1'b1))
                         ns ps2 receiver = PS2 STATE 2 DATA IN;
                  else if (wait for incoming data == 1'b0)
                         ns ps2 receiver = PS2 STATE 0 IDLE;
                  else
                         ns_ps2_receiver = PS2_STATE_1_WAIT_FOR_DATA;
            end
      PS2 STATE 2 DATA IN:
            begin
                  if ((data count == 3'h7) && (ps2 clk posedge == 1'b1))
                         ns ps2 receiver = PS2 STATE 3 PARITY IN;
                  else
                         ns_ps2_receiver = PS2_STATE 2 DATA IN;
            end
      PS2 STATE_3_PARITY_IN:
            begin
                  if (ps2 clk posedge == 1'b1)
                         ns ps2 receiver = PS2 STATE 4 STOP IN;
                  else
                         ns_ps2_receiver = PS2_STATE_3_PARITY_IN;
            end
      PS2 STATE 4 STOP IN:
            begin
                  if (ps2 clk posedge == 1'b1)
                         ns ps2 receiver = PS2 STATE 0 IDLE;
                  else
                         ns ps2 receiver = PS2 STATE 4 STOP IN;
            end
      default:
            begin
                  ns ps2 receiver = PS2 STATE 0 IDLE;
            end
      endcase
/***********************
               Sequential logic
      ******************************
always @(posedge clk)
begin
```

end

```
if (reset == 1'b1)
           data_count
                      <= 3'h0;
     else if ((s_ps2_receiver == PS2 STATE 2 DATA IN) &&
                 (ps2\_clk\_posedge == 1'b1))
                      \leq data count + 3'h1;
           data count
     else if (s ps2 receiver != PS2 STATE 2 DATA IN)
           data count
                      <= 3'h0;
end
always @(posedge clk)
begin
     if (reset == 1'b1)
           data shift reg
                                  <= 8'h00;
     else if ((s ps2 receiver == PS2 STATE 2 DATA IN) &&
                 (ps2 clk posedge == 1'b1))
           data shift reg \leq {ps2 data, data shift reg[7:1]};
end
always @(posedge clk)
begin
     if (reset == 1'b1)
           received data
                            <= 8'h00;
     else if (s ps2 receiver == PS2 STATE 4 STOP IN)
           received data <= data shift reg;
end
always @(posedge clk)
begin
     if (reset == 1'b1)
           received data en
                                  <= 1'b0;
     else if ((s ps2 receiver == PS2 STATE 4 STOP IN) &&
                 (ps2 clk posedge == 1'b1))
           received_data_en
                            <= 1'b1;
     else
           received data en
                            \leq 1'b0;
end
Combinational logic
******************************
Internal Modules
        **************************
```

```
B.5.3 Altera UP PS2 Command Out
/*********************
* Module:
           Altera UP PS2 Command Out
* Description:
    This module sends commands out to the PS2 core.
module Altera UP PS2 Command Out (
     // Inputs
      clk,
      reset,
      the command,
      send command,
      ps2 clk posedge,
      ps2 clk negedge,
     // Bidirectionals
      PS2 CLK,
      PS2 DAT,
     // Outputs
      command was sent,
      error communication timed out
);
     ****************************
// Timing info for initiating Host-to-Device communication
// when using a 50MHz system clock
            CLOCK CYCLES FOR 101US
parameter
                                                = 5050;
            NUMBER_OF_BITS_FOR_101US
parameter
                                          = 13;
            COUNTER_INCREMENT_FOR_101US
                                                = 13'h0001;
parameter
            CLOCK_CYCLES_FOR_101US
//parameter
                                                = 50;
```

```
//parameter
           NUMBER OF BITS FOR 101US
                                       = 6;
//parameter
           COUNTER INCREMENT FOR 101US
                                             = 6'h01;
// Timing info for start of transmission error
// when using a 50MHz system clock
parameter
           CLOCK CYCLES FOR 15MS
                                             = 750000;
parameter
           NUMBER_OF_BITS_FOR_15MS
                                             = 20;
           COUNTER INCREMENT FOR 15MS
                                             = 20'h00001;
parameter
// Timing info for sending data error
// when using a 50MHz system clock
           CLOCK CYCLES FOR 2MS
                                       = 100000;
parameter
           NUMBER OF BITS FOR 2MS
parameter
                                             = 17;
parameter
           COUNTER INCREMENT FOR 2MS = 17'h00001;
/***********************
             Port Declarations
******************************
// Inputs
input
                      clk;
input
                      reset;
input
           [7:0]
                the command;
input
                      send command;
input
                      ps2 clk posedge;
input
                      ps2 clk negedge;
// Bidirectionals
inout
                      PS2 CLK;
inout
                      PS2 DAT;
// Outputs
output reg
                      command was sent;
                      error communication timed out;
output reg
Constant Declarations
*******************************
// states
           PS2 STATE 0 IDLE
                                                  = 3'h0,
parameter
                PS2 STATE 1 INITIATE COMMUNICATION
                                                        = 3'h1.
                PS2 STATE 2 WAIT FOR CLOCK
                                                        = 3'h2,
                PS2 STATE 3 TRANSMIT DATA
                                                        = 3'h3,
                PS2 STATE 4 TRANSMIT STOP BIT
                                                        = 3'h4,
                PS2 STATE 5 RECEIVE ACK BIT
                                                        = 3'h5,
```

```
PS2 STATE 7 TRANSMISSION ERROR
                                                        = 3'h7;
/**************************
        Internal wires and registers Declarations
*****************************
// Internal Wires
// Internal Registers
                [3:0]
                      cur bit;
reg
                [8:0]
                      ps2 command;
reg
                [NUMBER OF BITS FOR 101US:1] command initiate counter;
reg
                [NUMBER OF BITS FOR 15MS:1]
                                                  waiting_counter;
reg
                [NUMBER_OF_BITS_FOR_2MS:1]
                                                  transfer counter;
reg
// State Machine Registers
                [2:0]
                      ns ps2 transmitter;
reg
                [2:0]
                      s ps2 transmitter;
reg
Finite State Machine(s)
******************************
always @(posedge clk)
begin
     if (reset == 1'b1)
           s ps2 transmitter <= PS2 STATE 0 IDLE;
     else
           s ps2 transmitter <= ns ps2 transmitter;
end
always @(*)
begin
     // Defaults
     ns ps2 transmitter = PS2 STATE 0 IDLE;
 case (s ps2 transmitter)
     PS2 STATE 0 IDLE:
           begin
                if (send command == 1'b1)
                      ns ps2 transmitter =
PS2_STATE_1_INITIATE_COMMUNICATION;
                else
                      ns ps2 transmitter = PS2 STATE 0 IDLE;
```

PS2\_STATE\_6\_COMMAND\_WAS\_SENT

= 3'h6,

```
end
      PS2 STATE 1 INITIATE COMMUNICATION:
             begin
                   if (command initiate counter == CLOCK CYCLES FOR 101US)
                          ns ps2 transmitter = PS2 STATE 2 WAIT FOR CLOCK;
                   else
                          ns ps2 transmitter =
PS2 STATE 1 INITIATE COMMUNICATION;
             end
      PS2 STATE 2 WAIT FOR CLOCK:
             begin
                   if (ps2 clk negedge == 1'b1)
                          ns ps2 transmitter = PS2 STATE 3 TRANSMIT DATA;
                   else if (waiting counter == CLOCK CYCLES FOR 15MS)
                          ns ps2 transmitter = PS2 STATE 7 TRANSMISSION ERROR;
                   else
                          ns ps2 transmitter = PS2 STATE 2 WAIT FOR CLOCK;
      PS2 STATE 3 TRANSMIT DATA:
             begin
                   if ((cur bit == 4'd8) && (ps2 clk negedge == 1'b1))
                          ns ps2 transmitter = PS2 STATE 4 TRANSMIT STOP BIT;
                   else if (transfer counter == CLOCK CYCLES FOR 2MS)
                          ns ps2 transmitter = PS2 STATE 7 TRANSMISSION ERROR;
                   else
                          ns ps2 transmitter = PS2 STATE 3 TRANSMIT DATA;
      PS2 STATE 4 TRANSMIT STOP BIT:
             begin
                   if (ps2 clk negedge == 1'b1)
                          ns ps2 transmitter = PS2 STATE 5 RECEIVE ACK BIT;
                   else if (transfer counter == CLOCK CYCLES FOR 2MS)
                          ns_ps2_transmitter = PS2_STATE_7_TRANSMISSION_ERROR;
                   else
                          ns ps2 transmitter = PS2 STATE 4 TRANSMIT STOP BIT;
      PS2 STATE 5 RECEIVE ACK BIT:
             begin
                   if (ps2 clk posedge == 1'b1)
                          ns ps2 transmitter = PS2 STATE 6 COMMAND WAS SENT;
                   else if (transfer counter == CLOCK CYCLES FOR 2MS)
                          ns ps2 transmitter = PS2 STATE 7 TRANSMISSION ERROR;
                   else
                          ns_ps2_transmitter = PS2_STATE_5_RECEIVE_ACK_BIT;
      PS2 STATE 6 COMMAND WAS SENT:
```

```
begin
                  if (send command == 1'b0)
                         ns ps2 transmitter = PS2 STATE 0 IDLE;
                  else
                         ns ps2 transmitter = PS2 STATE 6 COMMAND WAS SENT;
            end
      PS2_STATE_7_TRANSMISSION ERROR:
            begin
                  if (send command == 1'b0)
                         ns_ps2_transmitter = PS2_STATE_0_IDLE;
                  else
                         ns ps2 transmitter = PS2 STATE 7 TRANSMISSION ERROR;
            end
      default:
            begin
                  ns ps2 transmitter = PS2 STATE 0 IDLE;
            end
      endcase
end
/***********************
               Sequential logic
       *****************************
always @(posedge clk)
begin
      if (reset == 1'b1)
            ps2 command <= 9'h000;
      else if (s ps2 transmitter == PS2 STATE 0 IDLE)
            ps2 command <= {(^the command) ^ 1'b1, the command};
end
always @(posedge clk)
begin
      if (reset == 1'b1)
            command initiate counter <= {NUMBER OF BITS FOR 101US{1'b0}};
      else if ((s ps2 transmitter == PS2 STATE 1 INITIATE COMMUNICATION) &&
                  (command initiate counter != CLOCK CYCLES FOR 101US))
            command initiate counter <=
                  command initiate counter + COUNTER INCREMENT FOR 101US;
      else if (s ps2 transmitter != PS2 STATE 1 INITIATE COMMUNICATION)
            command initiate counter <= {NUMBER OF BITS FOR 101US{1'b0}};
end
always @(posedge clk)
begin
```

```
if (reset == 1'b1)
              waiting counter <= {NUMBER OF BITS FOR 15MS{1'b0}};
       else if ((s ps2 transmitter == PS2 STATE 2 WAIT FOR CLOCK) &&
                     (waiting_counter != CLOCK_CYCLES_FOR_15MS))
              waiting counter <= waiting counter + COUNTER INCREMENT FOR 15MS;
       else if (s ps2 transmitter != PS2 STATE 2 WAIT FOR CLOCK)
              waiting_counter <= {NUMBER_OF_BITS_FOR_15MS{1'b0}};</pre>
end
always @(posedge clk)
begin
       if (reset == 1'b1)
              transfer counter <= {NUMBER OF BITS FOR 2MS{1'b0}};
       else
       begin
              if ((s ps2 transmitter == PS2 STATE 3 TRANSMIT DATA) ||
                     (s ps2 transmitter == PS2 STATE 4 TRANSMIT STOP BIT) ||
                     (s ps2 transmitter == PS2 STATE 5 RECEIVE ACK BIT))
              begin
                    if (transfer counter != CLOCK CYCLES FOR 2MS)
                            transfer counter <= transfer counter +
COUNTER INCREMENT FOR 2MS;
              end
              else
                     transfer counter <= {NUMBER OF BITS FOR 2MS{1'b0}};
       end
end
always @(posedge clk)
begin
       if (reset == 1'b1)
              cur bit \leq 4'h0;
       else if ((s ps2 transmitter == PS2 STATE 3 TRANSMIT DATA) &&
                    (ps2 clk negedge == 1'b1)
              cur bit \leq cur bit + 4'h1;
       else if (s ps2 transmitter != PS2 STATE 3 TRANSMIT DATA)
              cur bit \leq 4'h0;
end
always @(posedge clk)
begin
       if (reset == 1'b1)
              command was sent <= 1'b0;
       else if (s ps2 transmitter == PS2 STATE 6 COMMAND WAS SENT)
              command was sent <= 1'b1;
       else if (send command == 1'b0)
```

```
command was sent <= 1'b0;
end
always @(posedge clk)
begin
     if (reset == 1'b1)
           error_communication_timed_out <= 1'b0;
     else if (s ps2 transmitter == PS2 STATE 7 TRANSMISSION ERROR)
           error communication timed out <= 1'b1;
     else if (send command == 1'b0)
           error communication timed out <= 1'b0;
end
/***********************
             Combinational logic
***********************************
assign PS2 CLK
     (s ps2 transmitter == PS2 STATE 1 INITIATE COMMUNICATION)?
           1'b0:
           1'bz;
assign PS2 DAT
     (s_ps2_transmitter == PS2_STATE_3_TRANSMIT_DATA) ? ps2_command[cur_bit] :
     (s ps2 transmitter == PS2 STATE 2 WAIT FOR CLOCK)? 1'b0:
     ((s ps2 transmitter == PS2 STATE 1 INITIATE COMMUNICATION) &&
           (command initiate counter[NUMBER OF BITS FOR 101US] == 1'b1)) ? 1'b0:
                1'bz;
/**********************
             Internal Modules
     **************************
```

endmodule

## Appendix C

2:24 PM Mon Nov 4						<b>≈</b> 81% ■
Done ⋮			OrganTuning (3 of	4)		
	DZ#	ТО	£05.563		#טע	64
	E2	17	164.814		E6	65
	F2	18	174.614		F6	66
	F2#	19	184.997		F6#	67
	G2	20	195.998	$\rightarrow$ $\left\{ 2[0] \right\}$	G6	68
	G2#	21	207.652		G6#	69
	A2	22	220.000		A6	70
	A2#	23	233.082	230	A6#	71
	B2	24	246.942	C250	B6	72
	C3	25	261.626	$\rightarrow$		
	C3#	26	277.183	275  -> {315  345  375		
	D3	27	293.665		semitone =	1.0594
	D3#	28	311.127		(as a +pct)	5.9
	E3	29	329.628			11000
	F3	30	349.228		cent = 1.000577790	
	F3#	31	369.994		(as +PPM)	577.8
	G3	32	391.995	$\rightarrow$		
	G3#	33	415.305	410	Rodgers main 01	-61 on outer f
	A3	34	440.000	1110	Rodgers tibia 1-8	
	A3#	35	466.164		•	
	В3	36	493.883			

Table 1 (frequency)




Table 2 (state diagram)

## Reference

 Eecg.toronto.edu. (2019). PS/2 Controller. [online] Available at: http://www.eecg.toronto.edu/~jayar/ece241\_08F/AudioVideoCores/ps2/ps2.html [Accessed 2 Dec. 2019].

- 2. Eecg.toronto.edu. (2019). *Audio and Video-in configuration module*. [online] Available at: http://www.eecg.toronto.edu/~jayar/ece241\_08F/AudioVideoCores/avconf/avconf.html [Accessed 2 Dec. 2019].
- 3. Eecg.toronto.edu. (2019). *Audio Controller*. [online] Available at: http://www.eecg.toronto.edu/~jayar/ece241\_08F/AudioVideoCores/audio/audio.html [Accessed 2 Dec. 2019].