

Boot Operating Manual

Target Device
R9A06G037

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Technology Corp. website (<http://www.renesas.com>).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions.
10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

- The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Table of Contents

1. Introduction	5
2. Firmware Format	6
2.1 Structure of Info Table and Firmware Body	7
2.2 Example of CPX3 Firmware	8
3. UART Boot	9
3.1 UART Communication Spec.	9
3.2 Command Format.....	10
3.3 UART Boot Sequence	12
3.4 Error Causes	14
4. SROM Boot.....	15
4.1 Mapping of Serial Flash Memory	16
4.2 SROM Boot Sequence.....	19
4.3 Serial Flash Memory that operation has been confirmed	20
5. Revision History	21

1. Introduction

R9A06G0037(CPX3) boots by downloading the firmware to own internal SRAM. The methods of this downloading the firmware are 2 methods below.

- Downloading from Host controller via UART (UART Boot)
- Downloading from serial flash memory connected to CPX3 (SROM Boot)

This document describes about these boot specifications and the method.

2. Firmware Format

CPX3 firmware is binary data format. This is configured by 4 fields below.

- Unique text string (12 bytes)
This is the unique text string indicated the top of firmware.
- Checksum of Info Table (4 bytes)
This is the inversed byte sum of Info Table field (little endian).
- Info Table
This is the table stored the information of each segments included Firmware body field.
Refer to section 2.1 about the details.
- Firmware body
This is the body of firmware. This field includes some segments.
Refer to section 2.1 about the details.




Figure 2-1 CPX3 firmware format

2.1 Structure of Info Table and Firmware Body

Figure 2-2 shows the details of firmware structure. Firmware body is configured by some segments and the information of these segments is stored in Info Table.




Figure 2-2 Firmware structure

The information of each segments in Info Table is configured by 4 fields below.

Each field is 4 bytes and the information of a segment is 16 bytes in total. Furthermore, the data of each fields is stored as little endian.

- Offset address of segment (4 bytes)
This is the offset address to its segment.
This address is the offset from the top address of Info Table.
- Destination address in CPX3 (4 bytes)
This is the CPX3 address to store its segment.
- Segment size (4 bytes)
This is the size of its segment.
- Checksum of segment (4 bytes)
This is checksum of its segment.
This value is the inversed byte sum.




Figure 2-3 The data structure of Info Table

2.2 Example of CPX3 Firmware

Figure 2-4 shows an example of CPX3 firmware and Table 2-1 shows Info Table of its firmware.

The firmware body of CPX3 firmware is configured by 4 segments.

```
const uint8_t g_cpxprogtbl[] = {
    0x43, 0x70, 0x58, 0x73, 0x42, 0x6F, 0x4F, 0x74, 0x48, 0x65, 0x41, 0x64, 0xA0, 0xF0, 0xFF, 0xFF, /* Unique text strings and Checksum */
    0x40, 0x00, 0x00, 0x00, 0x00, 0x00, 0x07, 0x20, 0x11, 0x0D, 0x00, 0x00, 0x2F, 0x86, 0xF9, 0xFF, /* Info Table for Segment 0 */
    0x51, 0x0D, 0x00, 0x00, 0x00, 0x00, 0x02, 0x48, 0x71, 0x68, 0x01, 0x00, 0xE2, 0x92, 0x4C, 0xFF, /* Info Table for Segment 1 */
    0xC2, 0x75, 0x01, 0x00, 0x00, 0x00, 0x00, 0x48, 0x41, 0x25, 0x00, 0x00, 0x4C, 0x85, 0xED, 0xFF, /* Info Table for Segment 2 */
    0x03, 0x9B, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0xD4, 0x01, 0x00, 0xAA, 0x14, 0x17, 0xFF, /* Info Table for Segment 3 */
    0x01, 0x45, 0xFD, ..... /* Segment 0 of Firmware body*/
    .....
    .....
    0xC1, 0x45, 0xFD, ..... /* Segment 1 of Firmware body*/
    .....
    .....
    0xB1, 0x45, 0xFD, ..... /* Segment 2 of Firmware body*/
    .....
    .....
    0xD1, 0x45, 0xFD, ..... /* Segment 3 of Firmware body*/
    .....
    .....
}
```

Figure 2-4 Example of CPX3 firmware

Table 2-1 Example of Info Table in CPX3 firmware

Segment No.	Offset address of Segment	Destination address in CPX3	Segment size	Checksum of Segment
0	0x00000040	0x20070000	0x00000D11	0xFFF9862F
1	0x00000D51	0x48020000	0x00016871	0xFF4C92E2
2	0x000175C2	0x48000000	0x00002541	0xFFED854C
3	0x00019B03	0x00000000	0x0001D401	0xFF1714AA

3. UART Boot

This chapter describes about the method of CPX3 boot by downloading the firmware from Host controller via UART (UART Boot).

Figure 3-1 shows an example of connection between CPX3 and Host controller. "BOOT0" terminal of CPX3 shall be set to High level for UART Boot.




Figure 3-1 Example of connection between CPX3 and Host controller

3.1 UART Communication Spec.

CPX3 communicates with Host controller via UART by using the setting shown by Table 3-1.

Table 3-1 UART communication spec.

Item	Spec.	Note
Data unit	8 bit	-
Parity	No parity	-
Stop bit	1 bit	-
Baudrate	Segment0: 115,200bps Segment1-N: Selectable Refer to section 0 about the details.	±3% (Permissible error)
Flow control	None	-

3.2 Command Format

UART Boot sequence uses 1 byte commands.

Table 3-2 shows its command format and Table 3-3 shows its command list.

Table 3-2 Command format

bit	7	6	5	4	3	2	1	0
Field	Command ID				Parameter			

Table 3-3 Command list

Command ID	Parameter	Direction	Function	Description
0x8	0x0 – 0xF (Segment No.)	CPX -> Host	Segment transmission request	<p>This is the command to request to transmit a segment data from CPX to Host controller. After this command was received, Host controller shall send the following data of a segment specified by the parameter (Segment No.) of this command to CPX in order.</p> <ul style="list-style-type: none"> Destination address to CPX3 in Info Table (4 bytes) Segment size in Info Table (4 bytes) Checksum of segment in Info Table (4 bytes) Segment data specified by offset address of segment in Info Table (4 bytes)
0xA	0x1	CPX -> Host	Baudrate change request	<p>This is the command to request to change baudrate from CPX to Host controller. After this command was received, Host controller shall send "Baudrate set request" command (0xC1) and the baudrate setting information (1 byte). In this sequence, if CPX cannot receive "Baudrate set request" and the baudrate setting information normally within 1 second after CPX sent this command, CPX sets the baudrate to 115,200 bps and continues the process.</p>
0xA	0xA	Host -> CPX	Baudrate change completion	<p>This is the command to notify of completing to change baudrate from Host controller to CPX.</p> <p>After this command was received, CPX starts to communicate by using the downloading baudrate specified by the baudrate setting information.</p>
0xB	0x0	CPX -> Host	Firmware transmission completion	<p>This is the command to notify of completing to receive all of segment data from CPX3 to Host controller.</p> <p>After this command was sent, CPX changes to the communicating baudrate specified by</p>

				the baudrate setting information and boot the firmware.
0xC	0x1	Host -> CPX	Baudrate set request	<p>This is the command to request to set the baudrate from Host controller to CPX.</p> <p>Host controller shall send the baudrate setting information (1 byte, 0xXY) after sending this command. The details of this information are below.</p> <p>X (4 bits): The downloading baudrate for Segment 1-N.</p> <p>Y (4 bits): The communicating baudrate after the firmware is booted.</p> <p>Refer to Table 3-4 about the set value for X and Y. The recommended value of the downloading baudrate is 1,000,000 bps. And refer to the specifications of each firmware about the recommended value of the communicating baudrate.</p>
0xC	0xF	CPX -> Host	Baudrate set accept	<p>This is the command to notify of completing to receive "Baudrate set request" command and the baudrate setting information.</p> <p>After this command was received, Host controller shall change the baudrate to the downloading baudrate set by "Baudrate set request" command and shall send "Baudrate change completion" command (0xAA) to CPX.</p>

Table 3-4 The baudrate set value

Set value	Baudrate (bps)	Practical baudrate (bps)	Error rate (%)
0x0	9600	9588.66	-0.12
0x1	19200	19166.67	-0.17
0x2	38400	38333.33	-0.17
0x3	57600	57500.00	-0.17
0x4	115200	115000.00	-0.17
0x5	230400	230000.00	-0.17
0x6	300000	302631.58	0.88
0x7	375000	375000.00	0.00
0x8	460800	453947.37	-1.49
0x9	500000	507352.94	1.47
0xA	750000	750000.00	0.00
0xB	937500	958333.33	2.22
0xC	1000000	1014705.88	1.47

3.3 UART Boot Sequence

Figure 3-3 shows UART Boot sequence by using the commands.

The control signals in this figure are described as shown in Figure 3-2.

Refer the specifications of each firmware for the behavior of the firmware after booting.




Figure 3-2 Notation of the control signal in the sequence flow




Figure 3-3 UART Boot sequence

3.4 Error Causes

Table 3-5 shows the possible errors in UART Boot sequence and their recommended process to recovery.

Table 3-5 The error causes in UART Boot sequence

No.	Error cause	Detector	When this error should be detected.	The recommended process to recovery
1	Timeout	Host controller	When Host controller cannot receive the response within 2 seconds after sending any commands to CPX.	Host controller shall reset CPX.
2	Checksum error	CPX	When CPX checks the checksum after receiving the segment data from Host controller.	CPX will send "Segment transmission request" of a segment detected checksum error again when checksum error is detected. Host controller shall send the segment data requested again.
3	CRC error	CPX	When CPX checks the CRC32 after receiving the segment data from Host controller.	CPX will send "Segment transmission request" of a segment detected CRC32 error again when CRC32 error is detected. Host controller shall send the segment data requested again.

4. SROM Boot

This chapter describes about the method of CPX3 boot by downloading the firmware stored in serial flash memory connected to CPX3 (SROM Boot).

Figure 4-1 shows an example of connection between CPX3 and serial flash memory. "BOOT0" terminal of CPX3 shall be set to Low level for SROM Boot.




Figure 4-1 Example of connection between CPX3 and serial flash memory

4.1 Mapping of Serial Flash Memory

Figure 4-2 and Figure 4-3 show examples of mapping of serial flash memory.

CPX3 maps serial flash memory to internal address 0x10000000 in CPX3. Therefore, this example is explained that the start address of serial flash memory is 0x10000000.




Figure 4-2 Example1 of mapping of serial flash memory




Figure 4-3 Example2 of mapping of serial flash memory

When booting firmware from serial flash memory, it is necessary to arrange the firmware from the 64 Kbyte aligned address. Firmware is arranged from 0x10010000 in the example of Figure 4-2 and 0x10000000 in the example of Figure 4-3. When specifying the baud rate setting for communicating with the host controller via the firmware boot, it is necessary to write to the beginning of serial flash (baudrate setting1, 8bytes) or the 16-byte aligned address of immediately after the final address of CPX3 firmware (baudrate setting2, 16bytes).

Ex.) When the final address of the firmware is 0x1036FE8, the start address of baudrate setting2 is 0x1036FF0.

If the baud rate setting is not written in the serial flash, the baud rate is set to 115200 bps.

Details of baud rate setting1 field and setting values are shown in Figure 4-4 and Table 4-1.




Figure 4-4 Detail of Baudrate Setting1 field

The beginning of 4 bytes in this field shall be stored the baudrate set value and the next 4 bytes shall be stored the inverted value of the beginning of 4 bytes.

Table 4-1 Set value of Baudrate Setting1 field

Baudrate (bps)	Practical baudrate (bps)	Set value
9600	9588.66	0x00000000FFFFFFFF
19200	19166.67	0x00000001FFFFFFFFFE
38400	38333.33	0x00000002FFFFFFFFFD
57600	57500.00	0x00000003FFFFFFFFFC
115200	115000.00	0x00000004FFFFFFFFFB
230400	230000.00	0x00000005FFFFFFFFFA
300000	302631.58	0x00000006FFFFFFFFF9
375000	375000.00	0x00000007FFFFFFFFF8
460800	453947.37	0x00000008FFFFFFFFF7
500000	507352.94	0x00000009FFFFFFFFF6
750000	750000.00	0x0000000AFFFFFFFFF5
937500	958333.33	0x0000000BFFFFFFFFF4
1000000	1014705.88	0x0000000CFFFFFFFFF3

Details of baud rate setting1 field and setting values are shown in Figure 4-5 and Figure 4-3.




Figure 4-5 Detail of Baudrate Setting2 field

In the baud rate setting2 field, set the header (fixed value, 0x73466252) to the first 4 bytes, the length of the setting value of the baud rate to the next 4 bytes in little endian (fixed value, 0x04000000), set the baud rate value to the next 4 bytes and write CRC32 of baud rate setting2 to the next 4 bytes. For the calculation parameters of CRC 32, see Table 4-2.

Table 4-2 CRC parameters

Item	Description
Name	CRC32
Polynomial	0x4C11DB7
Shift direction	Left
Initial value	0
Output XOR	0x00000000
Finalization	Not bit inversion

Table 4-3 Set value of Baudrate Setting2 field

Baudrate (bps)	Practical baudrate (bps)	Set value
9600	9588.66	0x734662520400000000000000FB1DC209
19200	19166.67	0x7346625204000000000000001FFDCDFBE
38400	38333.33	0x7346625204000000000000002F29FF967
57600	57500.00	0x7346625204000000000000003F65EE4D0
115200	115000.00	0x7346625204000000000000004E819B4D5
230400	230000.00	0x7346625204000000000000005ECD8A962
300000	302631.58	0x7346625204000000000000006E19B8FBB
375000	375000.00	0x7346625204000000000000007E55A920C
460800	453947.37	0x7346625204000000000000008DD152FB1
500000	507352.94	0x7346625204000000000000009D9D43206
750000	750000.00	0x734662520400000000000000AD49714DF
937500	958333.33	0x734662520400000000000000BD0560968
1000000	1014705.88	0x734662520400000000000000CCE11596D

When there is a valid baud rate setting1 and baud rate setting2 in the serial flash, the baud rate setting2 is preferentially set.

4.2 SROM Boot Sequence

Figure 4-6 shows the internal processing sequence when CPX3 is booted from serial flash memory.

At first, CPX3 searches “Unique text string” in the firmware from the address aligned on 64Kbytes boundary after CPX3 is reset. In the case that “Unique text string” is not found, CPX3 gives up SROM Boot and starts the sequence of UART Boot. In the case that “Unique text string” is found, CPX3 starts to download the firmware. If CRC32 of downloaded firmware is invalid, it will give up SROM boot and starts the sequence of UART Boot.

After the firmware download is completed, CPX3 reads and verifies “Baudrate setting” stored in the top of serial flash memory. If the read value is not correct, CPX3 continues the process as baudrate is 115,200bps.

Refer the specifications of each firmware for the behavior of the firmware after booting.




Figure 4-6 CPX3 internal processing sequence for SROM Boot

4.3 Serial Flash Memory that operation has been confirmed

Table 4-4 shows Serial Flash Memory that operation has been confirmed.

Table 4-4 List of Serial Flash Memory that operation has been confirmed

Model number	Manufacturer
M25PX16-VMN6TP	Micron Technology, Inc.
N25Q032A13ESC40	Micron Technology, Inc.
S25FL116K0XMFI041	Cypress Semiconductor Corp.
AT25SF321-SSHD	Adesto Technologies Corporation, Inc

5. Revision History

Date	Revision	Section	Substance
May 19, 2017	1.00	-	First edition.
Apr. 25, 2018	1.01	3.4	Table 3-5 CRC error added to error cause
		4.1	Since serial flash memory mapping has been extended, a baud rate setting method is added.
		4.2	Changed the flow chart as CRC32 check added
May 08, 2018	1.02	4.3	Added serial flash memory whose operation has been confirmed.

Boot Operating Manual

Publication Date: Rev.1.02 May 08, 2018

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141

Boot Operating Manual