# **GameBoy Opcode Summary**

The GameBoy has instructions & registers similiar to the 8080, 8085, & Z80 microprocessors. The internal 8-bit registers are A, B, C, D, E, F, H, & L. Theses registers may be used in pairs for 16-bit operations as AF, BC, DE, & HL. The two remaining 16-bit registers are the program counter (PC) and the stack pointer (SP).

The F register holds the cpu flags. The operation of these flags is identical to their Z80 relative. The lower four bits of this register always read zero even if written with a one.

Flag Register							
7	6	5	4	3	2	1	0
$ \mathbf{Z} $	N	Н	C	0	0	0	0

The GameBoy CPU is based on a subset of the Z80 microprocessor. A summary of these commands is given below.

#### 8-Bit Loads

LD r,s	r <b>←</b> s	s=r,n,(HL)	r=4, n=8, (HL)=8
LD d,r	d <b>←</b> r	d=r,(HL)	r=4, (HL)=8
LD d,n	d <b>←</b> n	u=1,(11L)	r=8, (HL)=12
LD A,(ss)	A <b>←</b> (ss)	ss=BC,DE,HL,nn	[BC,DE,HL]=8, nn=16
LD (dd),A	(dd) <b>←</b> A	dd=BC,DE,HL,nn	[BC,DE,11L]=0, IIII=10
LD A,(C)	A <b>←</b> (\$FF00+C)		8
LD (C),A	(\$FF00+C) <b>←</b> A		8
LDD A,(HL)	A ← (HL), HL ← HL - 1		8
LDD (HL),A	(HL) ← A, HL ← HL - 1	_	8
LDI A,(HL)	$A \leftarrow (HL), HL \leftarrow HL + 1$	-	8
LDI (HL),A	(HL) ← A, HL ← HL + 1		8
LDH (n),A	(\$FF00+n) <b>←</b> A		12
LDH A,(n)	A ← (\$FF00+n)		12

#### 16-Bit Loads

LD dd,nn	dd <b>←</b> nn	dd=BC,DE,HL,SP	12				
LD (nn),SP	(nn) <b>←</b> SP		20	-	-	-	-
LD SP,HL	SP ← HL	-	8			L	
LD HL,(SP+e)	HL <b>←</b> (SP+e)		12	0	0	*	*
PUSH ss	$(SP-1) \leftarrow ssh, (SP-2) \leftarrow ssl, SP \leftarrow SP-2$	ss=BC,DE,HL,AF	16				
POP dd	$ddl \leftarrow (SP), ddh \leftarrow (SP+1), SP \leftarrow SP+2$	dd=BC,DE,HL,AF	12				

### 8-Bit ALU

ADD A,s	$A \leftarrow A + s$			*		*	*
ADC A,s	$A \leftarrow A + s + CY$	CY is the carry flag. s=r,n,(HL)					
SUB s	A ← A - s			*	1	*	*
SBC A,s	<b>A</b> ← <b>A</b> - <b>s</b> - <b>CY</b>		-4 n-9 (III )-9				
AND s	$A \leftarrow A \wedge s$		1-4, 11-6, (ПС)-6	*	0	1	0
OR s	<b>A</b> ← <b>A</b> ∨ <b>s</b>					0	
XOR s	A ← A ⊕ S			Ĺ			
CP s	A-s			*	1	*	*
INC s	s <b>←</b> s + 1	g=r(UI)	1		0	*	-
DEC s	s <b>←</b> s - 1	s=r,(HL)	r=4, (HL)=12	*	1	*	-

### **16-Bit Arithmetic**


ADD HL,ss	HL ← HL + ss		8 -	0	*
ADD SP,e	$SP \leftarrow SP + e$	gg=DC DE HI SD	16 0	<b>0</b>	*
INC ss	ss <b>4</b> ss + 1	ss=BC,DE,HL,SP	8		$\prod$
DEC ss	ss <b>4</b> ss - 1		8		

### Miscellaneous

SWAP s	7 43 0	Swap nibbles. s=r,(HL)	r=8, (HL)=16	*	0	0	0
DAA	Converts A into packed BCD.		4	*	-	0	*
CPL	A <b>←</b> /A	-	4	-	1	1	
CCF	CY ← /CY	CV is the commented	4	-	0	0	*
SCF	CY <b>←</b> 1	CY is the carry flag.	4	-	0	0	1
							$\square$

NOP	No operation.		4			
HALT	Halt CPU until an interrupt occurs.		4			
STOP	Halt CPU.	-	4	-	-	-
DI	Disable Interrupts.		4			
EI	Enable Interrupts.		4			

#### **Rotates & Shifts**



### **Bit Opcodes**

BIT b,s Z ← /sb		r=8, (HL)=12	*	0	1	-
SET b,s sb ← 1	Z is zero flag. s=r,(HL)	r=0 (Ш )=16		П		
RES b,s sb ← 0		r=8, (HL)=16				

### **Jumps**

JP nn	PC ← nn		16
JP cc,nn	If cc is true, PC ← nn, else continue.		If cc is true, 16 else 12.
JP (HL)	PC ← HL	-	4
JR e	PC <b>←</b> PC + e		12
JR cc,e	if cc is true, PC ← PC + e, else continue.		If cc is true, 12 else 8.

#### **Calls**

CALL nn	(SP-1) ← PCh, (SP-2) ← PCl, PC ← nn, SP←SP-2	24
CALL cc,nn	If condition cc is false continue, else same as CALL nn.	If cc is true, 24 else 12.

### **Restarts**

$$\boxed{ \text{RST f} \left[ (\text{SP-1}) \leftarrow \text{PCh}, (\text{SP-2}) \leftarrow \text{PCl}, \text{PCh} \leftarrow 0, \text{PCl} \leftarrow \text{f}, \text{SP} \leftarrow \text{SP-2} \right] - \boxed{16} }$$

### Returns

RET	pcl ← (SP), pch ← (SP+1), SP←SP+2		16
RET cc	If cc is true, RET else continue.	-	If cc is true, 20 else 8.
RETI	Return then enable interrupts.		16

## **Terminology**

-	Flag is not affected by this operation.
*	Flag is affected according to result of operation.
b	A bit number in any 8-bit register or memory location.
C	Carry flag.
cc	Flag condition code: C,NC,NZ,Z
d	Any 8-bit destination register or memory location.
dd	Any 16-bit destination register or memory location.
e	8-bit signed 2's complement displacement.
f	8 special call locations in page zero.
Н	Half-carry flag.
N	Subtraction flag.
NC	Not carry flag
NZ	Not zero flag.
n	Any 8-bit binary number.
nn	Any 16-bit binary number.
r	Any 8-bit register. (A,B,C,D,E,H, or L)
S	Any 8-bit source register or memory location.
sb	A bit in a specific 8-bit register or memory location.

ss	Any 16-bit source register or memory location.
Z	Zero Flag.