

## 1. Description


### 1.1. Project

Project Name	F103ZET6_LCD_Pro
Board Name	custom
Generated with:	STM32CubeMX 5.6.0
Date	04/02/2020

### 1.2. MCU

MCU Series	STM32F1
MCU Line	STM32F103
MCU name	STM32F103ZETx
MCU Package	LQFP144
MCU Pin number	144

## 2. Pinout Configuration



### 3. Pins Configuration

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
23	OSC_IN	I/O	RCC_OSC_IN	
24	OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
30	VSSA	Power		
31	VREF-	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0-WKUP	I/O	SYS_WKUP	
35	PA1	I/O	ADC1_IN1	
36	PA2	I/O	ADC1_IN2	
38	VSS	Power		
39	VDD	Power		
46	PB0 *	I/O	GPIO_Output	LCD_BL
51	VSS	Power		
52	VDD	Power		
56	PG0	I/O	FSMC_A10	
58	PE7	I/O	FSMC_D4	
59	PE8	I/O	FSMC_D5	
60	PE9	I/O	FSMC_D6	
61	VSS	Power		
62	VDD	Power		
63	PE10	I/O	FSMC_D7	
64	PE11	I/O	FSMC_D8	
65	PE12	I/O	FSMC_D9	
66	PE13	I/O	FSMC_D10	
67	PE14	I/O	FSMC_D11	
68	PE15	I/O	FSMC_D12	
71	VSS	Power		
72	VDD	Power		
77	PD8	I/O	FSMC_D13	
78	PD9	I/O	FSMC_D14	

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
79	PD10	I/O	FSMC_D15	
83	VSS	Power		
84	VDD	Power		
85	PD14	I/O	FSMC_D0	
86	PD15	I/O	FSMC_D1	
94	VSS	Power		
95	VDD	Power		
101	PA9	I/O	USART1_TX	
102	PA10	I/O	USART1_RX	
105	PA13	I/O	SYS_JTMS-SWDIO	
106	NC	NC		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	
110	PA15	I/O	SYS_JTDI	
114	PD0	I/O	FSMC_D2	
115	PD1	I/O	FSMC_D3	
118	PD4	I/O	FSMC_NOE	
119	PD5	I/O	FSMC_NWE	
120	VSS	Power		
121	VDD	Power		
127	PG12	I/O	FSMC_NE4	
130	VSS	Power		
131	VDD	Power		
133	PB3	I/O	SYS_JTDO-TRACESWO	
134	PB4	I/O	SYS_NJTRST	
138	BOOT0	Boot		
143	VSS	Power		
144	VDD	Power		

\* The pin is affected with an I/O function



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	F103ZET6_LCD_Pro
Project Folder	C:\Users\Administrator\Desktop\F103ZET6_LCD_Pro
Toolchain / IDE	MDK-ARM V5.27
Firmware Package Name and Version	STM32Cube FW_F1 V1.8.0

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F1
Line	STM32F103
MCU	STM32F103ZETx
Datasheet	14611_Rev12

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1

### 6.4. Sequence


<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	No Scale	No Scale
<b>Fetch Type</b>	FLASH	n/a
<b>CPU Frequency</b>	72 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP
<b>Clock Source Frequency</b>	8 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	30.5 mA	25 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	90.0	0.0
<b>Ta Max</b>	101.98	105
<b>Category</b>	In DS Table	In DS Table

## 6.5. RESULTS

Sequence Time	1 ms	Average Current	3.07 mA
Battery Life	1 month, 15 days, 15 hours	Average DMIPS	61.0 DMIPS

## 6.6. Chart





## 7. IPs and Middleware Configuration

### 7.1. ADC1

mode: IN1

mode: IN2

#### 7.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode Independent mode

##### ADC\_Settings:

Data Alignment Right alignment

Scan Conversion Mode Enabled

Continuous Conversion Mode **Enabled \***

Discontinuous Conversion Mode Disabled

##### ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Number Of Conversion **2 \***

External Trigger Conversion Source Regular Conversion launched by software

Rank 1

Channel Channel 1

Sampling Time 1.5 Cycles

Rank **2 \***

Channel **Channel 2 \***

Sampling Time 1.5 Cycles

##### ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

##### WatchDog:

Enable Analog WatchDog Mode false

### 7.2. FSMC

NOR Flash/PSRAM/SRAM/ROM/LCD 1

Chip Select: NE4

Memory type: LCD Interface

LCD Register Select: A10

Data: 16 bits

#### 7.2.1. NOR/PSRAM 1:

#### **NOR/PSRAM control:**

Memory type	LCD Interface
Bank	Bank 1 NOR/PSRAM 4
Write operation	Enabled
Extended mode	<b>Enabled *</b>

#### **NOR/PSRAM timing:**

Address setup time in HCLK clock cycles	<b>1 *</b>
Data setup time in HCLK clock cycles	<b>0xf *</b>
Bus turn around time in HCLK clock cycles	<b>0 *</b>
Access mode	A

#### **NOR/PSRAM timing for write accesses:**

Extended address setup time	<b>0 *</b>
Extended data setup time	<b>3 *</b>
Extended bus turn around time	<b>0 *</b>
Extended access mode	A

### **7.3. GPIO**

### **7.4. RCC**

**High Speed Clock (HSE): Crystal/Ceramic Resonator**

**Low Speed Clock (LSE) : Crystal/Ceramic Resonator**

#### **7.4.1. Parameter Settings:**

##### **System Parameters:**

VDD voltage (V)	3.3
Prefetch Buffer	Enabled
Flash Latency(WS)	2 WS (3 CPU cycle)

##### **RCC Parameters:**

HSI Calibration Value	16
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

### **7.5. SYS**

**Debug: JTAG (5 pins)**  
**mode: System Wake-Up**  
**Timebase Source: SysTick**

## 7.6. USART1

**Mode: Asynchronous**

### 7.6.1. Parameter Settings:

#### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA1	ADC1_IN1	Analog mode	n/a	n/a	
	PA2	ADC1_IN2	Analog mode	n/a	n/a	
FSMC	PG0	FSMC_A10	Alternate Function Push Pull	n/a	High	
	PE7	FSMC_D4	Alternate Function Push Pull	n/a	High	
	PE8	FSMC_D5	Alternate Function Push Pull	n/a	High	
	PE9	FSMC_D6	Alternate Function Push Pull	n/a	High	
	PE10	FSMC_D7	Alternate Function Push Pull	n/a	High	
	PE11	FSMC_D8	Alternate Function Push Pull	n/a	High	
	PE12	FSMC_D9	Alternate Function Push Pull	n/a	High	
	PE13	FSMC_D10	Alternate Function Push Pull	n/a	High	
	PE14	FSMC_D11	Alternate Function Push Pull	n/a	High	
	PE15	FSMC_D12	Alternate Function Push Pull	n/a	High	
	PD8	FSMC_D13	Alternate Function Push Pull	n/a	High	
	PD9	FSMC_D14	Alternate Function Push Pull	n/a	High	
	PD10	FSMC_D15	Alternate Function Push Pull	n/a	High	
	PD14	FSMC_D0	Alternate Function Push Pull	n/a	High	
	PD15	FSMC_D1	Alternate Function Push Pull	n/a	High	
	PD0	FSMC_D2	Alternate Function Push Pull	n/a	High	
	PD1	FSMC_D3	Alternate Function Push Pull	n/a	High	
	PD4	FSMC_NOE	Alternate Function Push Pull	n/a	High	
	PD5	FSMC_NWE	Alternate Function Push Pull	n/a	High	
	PG12	FSMC_NE4	Alternate Function Push Pull	n/a	High	
RCC	PC14-OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15-OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA0-WKUP	SYS_WKUP	n/a	n/a	n/a	
	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
	PA15	SYS_JTDI	n/a	n/a	n/a	
	PB3	SYS_JTDO-TRACESWO	n/a	n/a	n/a	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PB4	SYS_NJTRST	n/a	n/a	n/a	
USART1	PA9	USART1_TX	Alternate Function Push Pull	n/a	<b>High *</b>	
	PA10	USART1_RX	Input mode	No pull-up and no pull-down	<b>n/a</b>	
GPIO	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	<b>High *</b>	LCD_BL

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA1_Channel5	Peripheral To Memory	Low
ADC1	DMA1_Channel1	Peripheral To Memory	Low

### USART1\_RX: DMA1\_Channel5 DMA request Settings:

Mode: Normal  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Byte  
 Memory Data Width: Byte

### ADC1: DMA1\_Channel1 DMA request Settings:

Mode: Normal  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Half Word  
 Memory Data Width: Half Word

### 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Prefetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 channel1 global interrupt	true	0	0
DMA1 channel5 global interrupt	true	3	0
ADC1 and ADC2 global interrupts	true	0	0
USART1 global interrupt	true	2	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		

\* User modified value



9. *Predefined Views - Category view : Current*

Middleware					
System Core	Analog	Timers	Connectivity	Multimedia	Computing
DMA ✓	ADC1 ✓		FSMC ✓		
GPIO ✓			USART1 ✓		
NVIC ✓					
RCC ✓					
SYS ✓					

## ***10. Software Pack Report***