

CSE341

Final - exam

Fall '23

Name : Ashakuzzaman Odnee

ID : 20301268

Section : 01

Set :

## Ans to the Q No-2

(A)

$$\frac{1}{2 \times 10^8} = 5$$

(i) instruction cycle = 160 ns

$$5 \times 160 = 800$$

(ii)

In this scenario 16 bit's and unaligned word. So that in this case we need 2 cycle to complete

this,  $\frac{16}{16} = 1$  cycle

$$1 \text{ Bus cycle} = \frac{1}{2} \times 160 = 80$$

(iii)

$$f = \frac{1}{16025} \quad (A)$$

$$f = \frac{1}{160 \times 10^6 \times 10^{-9}} \quad (i)$$

$$= 6.25 \text{ MHz}$$

(iv)

$$\text{duty cycle} = 20\%$$

for this scenario (ii)

$$\text{duty cycle} = \frac{T_{on}}{T_{on} + T_{off}} \times 100$$

$$\Rightarrow \text{duty cycle } 20 = \frac{T_{on}}{T_{on} + T_{off}} \times 100$$

$$\therefore T_{on} + T_{off} = 20 T_{on} \times 100$$

(2)

(iv) duty cycle = 20 %

$$0.2 = \frac{T_{ON}}{T_{ON} + T_{OFF}}$$

$$\therefore 0.2 T_{ON} + 0.2 T_{OFF} = T_{ON}$$

$$T_{ON} - 0.2 T_{ON} = 0.2 T_{OFF}$$

$$\Rightarrow 0.8 T_{ON} = 0.2 T_{OFF}$$


$$\therefore T_{ON} = \frac{0.2}{0.8} T_{OFF}$$

$$= \frac{1}{4} T_{OFF}$$

Ans

(B)

This is a read and memory use  
here





(c) P soft of 80286

80286 microprocessor (EM and MP)

EM = processor execution emulation.

MP = Monitor processor execution -

mp are allow to wait instruction  
to generate a processor intention

and

(d)  
EM = processor intention absence the  
emulate of processor intention  
by cpu.

8

# Ans to the Q No - 4

(A)

$$T = 30 \text{ ns} \rightarrow \text{IRG} \rightarrow 5 \text{ ns}$$

$$T = 17 \text{ ns} \rightarrow \text{IRS} \rightarrow 20 \text{ ns}$$

$$T = 27 \text{ ns} \rightarrow \text{IRZ}$$

$$\rightarrow \text{IRZ} \rightarrow 37 \text{ ns}$$

$$T_1 = 16$$

$$\text{IRR} = \text{IRG} = 4$$

$$\therefore \text{IRS} = \text{IRG} = 1$$

$$\therefore 16 + 1 = 17$$

$$\therefore \text{IRG} = 30 - 7 = 43 \text{ ns}$$

$$\text{IRG} = \text{IRS} + \text{IRZ} = 17$$

$$T_1 = 10$$

$$IR_2 = IR_6 = 4 \quad (A)$$

$$ISR = IR_6 = 4$$

$$10 + 7 = 17$$

time left of  $IR_6 = 50 - 7 = 43 \text{ ns}$

$$T_1 = 17 \text{ ns}$$

$$\therefore IR_5 > IR_6 \quad \therefore ISR \text{ will be sensed}$$

$$17 + 10 = 27$$

$$IR_5 = 20 - 10 = 10 \text{ ns}$$

again  $IR_7$  and  $IR_0$  arrived

$$IR_0 > IR_5 \quad \therefore IR_0 \text{ will be sensed}$$

$$T_2 = 27 + 37 = 64 \text{ ns}$$



IR5 > 727

IR3 will send

$$T_2 = 64 + 6 = 74$$


IR6 > 727

$$\therefore T_2 = 74 + 37 = 111 \text{ ns}$$


After 111 ns IR6 will completely  
served.

(b)


IRP:



ISn:



Imn:



When an interrupt arrives at  
pin A, it will pass through  
the IN pin. The priority of the  
pin are IR0 most priority the  
other and the ~~at~~ last priority  
will be IR7.

IR6, IR0 will serve first

IR0) IR6

$$IRR = IR0 = 4$$

$$IRR = IR6 = 1$$

again  $ISR = ISR0 = 1$

after serving the interrupt arrive  
through pin IR0, IR0 will serve,

$$ISR = ISR6 = 1$$

[illegible]

1 master + 6 slave

= 7 total PICs

$I = 0.92 I_{\text{max}} = 1.25 \text{ A}$

$$L = 2.12 \text{ EI} = 42 \text{ I}$$



# Ans to the Q No-3

(a)

① out

1234 h, An



this

one is invalid.

For this will 1234 h is not a memory address. That's why this is invalid

(B)

In ii) ii) out Dn, An this is a addressing mapping (Isolated I/O). In this case use different timing for the I/O.




For this we use 4 ins bit byte

In the iii] mov [1234h], AX in

this instruction we use memory

mapped I/O




In this case we use memory

to for I/O. For this reason

we can access it for the mov instruction.

(c) Direct memory access

Direct memory access



$62 \times 10^3 = 62000$   
 $62000 + 10 = 62010$   
 $62010 \times 10^3 = 62010000$

## Ans to the Q No-1

(a)

1 kb of memory on 00000h to 003FFh

(b)

$$INT = 33$$

$$33 \times 4 = (132)_{10} = (84)_h$$

$$IP = 15A0_h$$

$$CS = 1A02_h$$

$$P.A = CS \times 10 + IP$$

$$= 1B5E0_h$$



1B5C0

data = 5Bh

1B5C1


" = 6Fh

Now

First byte = 5Bh

Second byte = 6Fh

Interrupt in 8086 pin.



This is the diagram how an interrupt in 8086 works.