CSE 341

Assignment

Imrianul Haran Emon

JD - 20301142

Sec - 06

Am to the Que No-1

Given,

frequency = 11.5 MHz = 11.5 × 106 Hz


Duty cycle = 40%

(a) Time for 1 clock pube, T = 1/11.5 × 106 rec

= 86.96 sec

(b) Time for 1 bus yoke = (86.96 x4) ns - 347.84 m.

We know, and out of only of gipet it tall = 208 lety Anteto stops (0) - TON = = 0.4 Ton + Toff => Ton = 0.4 x (Ton + Toff) = (0.4 x 86.96) ms = 34.784 ns (mrsbA) Toff = (86.96 - 34.784) Mish = 52.176 ns 11/10 9 of a certain instruction take 2 bus y cle to complete, dwention of the instruction eycle = (347.84 x2) ns AM = 695.68 ns DEN -



Read cycle of an intel 8086 that in trying to read Data con be account from them of stab four different wells. Hiven the memory is 10. Wand = 5 Tan - 10 Tanglo = Ta - 2 = Tab show + 6 Clk _ Sloat Hoat Address S3 ~ S6 Address A16 - A 19 the should ALE ___ 9.0 Monda and alen MM/IOUT altered and finely top ! we will be able to DT/R -1 Bi PD FFF DEN ! KSV 9 Mand READY 2000 1

on It wight in tout 1808 how No to story book Data can be accessed from the memory in four different mays, given the memory is divided into & even and old bank. They are dincurred below -1) Reading 8 bits that from Even Address - 1 An Addun in even, we need to go to even bank only. Value of Ao should be and BHE should be I and when these values will pass through the NOT gote, they will get altered and finally we will be able to address the even bank and get our work done within 1 Buy cycle 20 even Wan ed a Bank bank 0003 0006 BHC A

(2) Reading | Writing 18 d bitors of data from an ent They only bank that needs to be visited to complete this operation in odd bank as me are dealing with 8 bits of data only. Here, BHE will be 0 and Ao will be 1. I bus cycle is needed we previous one. (3) Reading / Writing 16 bits of data from even of the allignment of data, -: marko Here first 8 bits of data is retrieved from
even bank and recond 80 to 15 to foodate is be retrieved from boddet banking boso BHE and Ao both will be on Only to bus explessing required. (d) Reading of Writing 16 bits of data from odd there two tous cycles are required, in the first one, we enter odd bank and in the necond

me some center, even bank and get dison bits) of high byte. -: Months blo bestir bus exchebior BHEN=001m8 April 1917 2nd bus oycles: BHE Matty 1998 mile = 00 folgros dealing with 8 bits of data only. Here, BITE, be 6 and Ao will be I. I has ofte in needed the previous one. Accessing 16 bit data with on odd starting address require 2 bust tythe because of the allignment of data. " work bo Hore first 8 bits of data is retrieved for de 9to twet try to gaccers a 16 bit data item starting at an and odd oladbon, nother data out not alligned properly. Memory of tems are eften wortimized for alligned accesses, that means accessing a 16 bit item from an even address in I mare efficient as it can be fetched on almostingle det cycle. But, if we start at an ode

address, the memory controller may need to perform two reparate accesses. One retrieve 1st by the from the odd address and the other one retrieve the 2nd byte from even address. Thus, it requires two bus eyoke instead of one.

Am to the are No-4

Guven

Interrupt Type . TYPE 123

(123 x 4) = (492) = (IEC) h value

- : location of low byte of IP in DODIECH 16 bits in location of high byte of IP is DOIED h IP
- : location of low byte of CS is ODIETH CS