CSE341

Final - exam

Fall '23

Name : Ashakuzzaman Odnee

ID : 20301268

Section : 01

Set :

Ans to the Q No - 2

(A)

(i) instruction cycle = 160 ns

(ii) In this scenario 16 bit's and unaligned word. So that in this case we need 2 cycle to complete this.

1 Bus cycle = $\frac{4}{2} \times 160 = 320$

(iii)

$$f = \frac{1}{T_{60Hz}} \quad (A)$$

$$= \frac{1}{160 \times 10^{6} \times 10^{-9}}$$

$$= 6.25 \text{ MHz}$$

(iv) duty cycle = 20%

$$\text{duty cycle} = \frac{T_{ON}}{T_{ON} + T_{off}} \times 100$$

$$\Rightarrow \text{duty cycle } 20 = \frac{T_{ON}}{T_{ON} + T_{off}} \times 100$$

$$\therefore T_{ON} + T_{off} = 20\, T_{ON} \times 100$$

(iv) duty cycle = 20 %.

$$0.2 = \frac{T_{ON}}{T_{ON} + T_{OW}}$$

$$\therefore \quad 0.2\, T_{ON} + 0.2\, T_{OFF} = T_{ON}$$

$$T_{ON} - 0.2\, T_{ON} = 0.2\, T_{OFF}$$

$$\Rightarrow 0.8\, T_{ON} = 0.2\, T_{OFF}$$

$$\therefore \quad T_{ON} = \frac{0.2}{0.8}\, T_{OFF}$$

$$= \frac{1}{4}\, T_{OFF}$$

(B)

This is a read and memory use here



(c)

80286 micno pnocesson EM and MP

EM = PROcesson execution emulaton.

MP = Moniton pnocesson enecution -

mp ane allow to wait instnaction to genanate a pnocesson entention

and

EM = pnocesson entention absence the emalaate of pnocesson entention by cpu.

Ans to the Q No – 4

(A)

T = 40 ns → IR6 → 50 ns

T = 17 ns → IR5 → 20 ns

T = 27 ns → I R7

[IR0] → 37 ns

T_1 = 10

IRR = IR6 = 7

∴ I SR = I R6 = 7

∴ 10 + 7 = 17

∴ IR6 = 50 − 7 = 43 ns

$T_1 =$ 10

$IR_2 = IR_6 = ?$ (A)

$I_{SR} = I_{R6} = ?$

$10 + 7 = 17$

time left of $IR_6 = 50 - 7 = 43$ ns

$T_1 = 17$ ns

$\therefore IR_5 > IR_6$ $\therefore$ ISR will sensed

$17 + 10 = 27$ | $IR_5 = 20 - 10 = 10$ ns

again IR_7 and IR_0 annived

$IR_0 > IR_5$ $\therefore$ IR_0 will be sened

$T_2 = 27 + 37 =$ 64 ns

IR5 > IR7

IR5 will seneed

$T_2 = 64 + 6 = 74$

IR6 > IR 7

$\therefore T_2 = 74 + 37 = 111$ ns

After 111 ns IR6 will conplofit served.

(b)

IPR:


IP7
IP6
IP5
IP4
IP3
IP2
IP1
IP0

ISR:


IS7
IS6
IS5
IS4
IS3
IS2
IS1
IS0

IMR:


IM7
IM6
IM5
IM4
IM3
IM2
IM1
IM0

when a interrupt arrived at the IR pin. The priority of the pin are IR0 most priority the other and the last priority will be IR7.

IR6, IR0 will served first IR0) IR6

IRR = IR0 = 1

IRR = IR6 = 1

again IS R = ISR0 = 1

after serving the interrupt arrive though pin IR0, IR6 will serve,

I SR = IS R6 = 1

So interrupt.

IR_0 — 8
IR_1 — 8
IR_2 — 8
IR_3 — 8
IR_4 — 8
IR_5 — 8
IR_6
IR_7

1 master + 6 slave

= 7 total PICs.

Ans to the Q No-3

(A)

(i) out 1234 h, Ax this are invalied.

For this will 1234 h is not a a memory address. That's why this is invalid

(B)

In ii) ii) out Dx, Ax this is a addressing maping (Isolated I/O). In this case use different memory for the I/O.





For this we use 4 ~~bit~~ byte

In the iii] mov [1234h], AX in this instraction we use memory mapped I/O ;



In this case we use a memory for I/O. For this reason we can access it from mov instraction.

(c)

Direct memory access



Ans to the Q No- 1

(a)

1 kb of memory on 00000h 003FFh

(b)

INT = 33

$33 \times 4 = (132)_{10} = (84)_h$

IP = 15A0 h

CS = 1A02 h

P.A = CS x 10 + IP

= 1B5E0 h

1B5C0 data = 5Bh

1B5C1 " = 6Fh

Now

First byte = 5Bh

Seeond byte = 6Fh

(c)

Interrupt in 8086 pin.



This is the diagram how interrupt in 8086 works.