

CSE 341

Assignment

Imranul Hasan Emon

ID - 20301142

Sec - 06

Qr

Ans to the Que No-1

Given,

$$\text{frequency} = 11.5 \text{ MHz}$$

$$= 11.5 \times 10^6 \text{ Hz}$$

$$\text{Duty cycle} = 40\%$$

$$\therefore \frac{T_{ON}}{T_{ON} + T_{OFF}} = 0.4$$

$$(a) \text{ Time for 1 clock pulse, } T = \frac{1}{11.5 \times 10^6} \text{ sec}$$

$$= 86.96 \text{ ns} \quad (\text{Ans})$$

$$(b) \text{ Time for 1 bus cycle} = (86.96 \times 4) \text{ ns}$$
$$= 347.84 \text{ ns.}$$

(Ans)

(c)

We know,

of period of full clock state

$$T_{on} + T_{off} = 1$$

← 0/1 →

$$\therefore \frac{T_{on}}{T_{on} + T_{off}} = 0.4$$

$$\Rightarrow T_{on} = 0.4 \times (T_{on} + T_{off})$$


$$= (0.4 \times 86.96) \text{ ns}$$

$$= 34.784 \text{ ns}$$

$$\therefore T_{off} = (86.96 - 34.784) \text{ ns}$$
$$= 52.176 \text{ ns}$$

Ans

(d)

If a certain instruction take 2 bus cycle to complete, duration of the instruction


$$\text{cycle} = (347.84 \times 2) \text{ ns}$$

$$= 695.68 \text{ ns}$$


Ans

Ans to the Ques No-2

(a) write cycle of an intel 8086 that is trying to write data to an external I/O →



(b) Read cycle of an intel 8086 that is trying to read data to memory  $\Rightarrow$






### Ans to the Que No-3

Data can be accessed from the memory in four different ways, given the memory is divided into even and odd banks. They are discussed below —

#### 1) Reading 8 bits data from Even Address —

An Address is even, we need to go to even bank only. Value of  $A_0$  should be 0 and  $\overline{BHE}$  should be 1 and when these values will pass through the NOT gate, they will get altered and finally we will be able to address the even bank and get our work done within 1 Bus cycle.



(2) Reading/Writing 8 bits of data from an odd address: —

They only bank that needs to be visited to complete this operation is odd bank, as we are dealing with 8 bits of data only. Here,  $\overline{BHE}$  will be 0 and  $A_0$  will be 1. 1 bus cycle is needed as previous one.

(3) Reading/Writing 16 bits of data from even address: —

Here first 8 bits of data is retrieved from even bank and second 8 bits of data is retrieved from odd bank. So  $\overline{BHE}$  and  $A_0$  both will be 0. Only 1 bus cycle is required.

(4) Reading/Writing 16 bits of data from odd

bank address: —

Here two bus cycles are required, in the first one, we enter odd bank and in the second

one, we enter even bank and get 18 bits of high byte.

1st bus cycle:  $\overline{BHE} = 0$  &  $A_0 = 1$   
2nd bus cycle:  $\overline{BHE} = 1$  &  $A_0 = 0$

(b)

Accessing 16 bit data with an odd starting address require 2 bus cycle because of the alignment of data.  $\rightarrow$   
If we try to access a 16 bit data item starting at an odd address, the data is not aligned properly. Memory systems are often optimized for aligned accesses, that means accessing a 16 bit item from an even address is more efficient as it can be fetched in a single cycle. But, if we start at an odd



addresses, the memory controller may need to perform two separate accesses. One retrieve 1st byte from the odd address and the other one retrieve the 2nd byte from even address. Thus, it requires two bus cycle instead of one.

Ans to the Que No-4

Given,

Interrupt ~~Type~~ : TYPE 123

$$(123 \times 4) = (492)_d = (1EC)_h \text{ value}$$

$\therefore$  location of low byte of IP is  $0001EC_h$   
 $\therefore$  location of high byte of IP is  $001ED_h$  } 16 bits IP

$\therefore$  location of low byte of CS is  $001EE_h$   
 $\therefore$  location of high byte of CS is  $001EF_h$  } 16 bits CS