# ECE/CS 552: INTRODUCTION TO COMPUTER ARCHITECTURE

Project Description – Phase 1

Due on Monday, October 21, 2024, 11:59 PM, via Canvas

In stage 1, the task is to design and implement a single cycle processor. The implementation should be in Verilog. Either Modelsim or Icarus should be used as the simulator to verify the design. Below, the WISC-F24 ISA specification will be introduced; and then design details and requirements will be discussed. You are required to follow the Verilog rules as specified by the rules document uploaded on Canvas. NOTE: the only exception to this rule is the required use of *inout* (tri-state logic) in the register file. Do not use *inout* anywhere else in your design.

Some portions of the project requirements are covered in the homework. You are free to reuse those modules in your project.

## 1. WISC-F24 ISA Specifications

WISC-F24 contains a set of 16 instructions specified for a 16-bit data-path with load/store architecture.

The WISC-F24 memory is byte addressable, even though all accesses (instruction fetches, loads, stores) are restricted to half-word (2-byte), naturally-aligned accesses.

WISC-F24 has a register file, and a 3-bit FLAG register. The register file comprises sixteen 16-bit registers and has 2 read ports and 1 write port. Register \$0 is hardwired to 0x0000. The FLAG register contains three bits: Zero (Z), Overflow (V), and Sign (N).

WISC-F24's instructions can be categorized into three major classes: Compute, Memory, and Control.

## 1.1 Compute Instructions

Six arithmetic and logical instructions belong to this category. They are ADD, PADDSB, SUB, XOR, SLL, SRA, ROR and RED.

The assembly level syntax for ADD, PADDSB, SUB, XOR and RED is:

Opcode rd, rs, rt

The two operands are (rs) and (rt) and the result is written to the destination register rd.

The ADD, PADDSB, SUB and RED instructions operate on the two operands (rs, rt) in two's complement representation and save the result to register rd.

The **ADD** and **SUB** instructions will use <u>saturating arithmetic</u>. Meaning if a result exceeds the most positive number  $2^{15} - 1$  (i.e., positive overflow), then the result is saturated to  $2^{15} - 1$ . Likewise, if the result is smaller than the most negative number  $-2^{15}$  (i.e., negative overflow) then the result is saturated to  $-2^{15}$ .

The XOR instruction performs bitwise XOR on the two operands and saves the result in register rd.

The **PADDSB** instruction performs four half-byte additions in parallel to realize *sub-word parallelism*. Specifically, each of the four half bytes (4-bits) will be treated as separate numbers stored in a single word as a byte vector. When PADDSB is performed, the four numbers will be added separately. To be more specific, let the contents in rs and rt be aaaa\_bbbb\_cccc\_dddd and eeee\_ffff\_gggg\_hhhh, respectively, where a, b, c, d, e, f, g and h in {0, 1}. Then after execution of PADDSB, the contents of rd will be {sat(aaaa+eeee), sat(bbbb+ffff), sat(cccc+gggg), sat(dddd+hhhh)}.

<sup>(</sup>rx) stands for the contents of register rx.

The four half-bytes of the result should be saturated separately, meaning if a result exceeds the most positive number  $2^3 - 1$ , then the result is saturated to  $2^3 - 1$ . And if the result were to drop below the most negative number  $-2^3$ , then the result is saturated to  $-2^3$ .

The **RED** instruction performs reduction on 4 byte-size operands (i.e., 2 bytes each from 2 registers). To be more specific, let the contents in rs and rt be aaaaaaaa\_bbbbbbbb and ccccccc\_dddddddd, respectively, where a, b, c and d in {0, 1}. Then after the execution of RED, the contents of rd will be the sign-extended value of ((aaaaaaaaa+ccccccc) + (bbbbbbbb+dddddddd)).

The SLL, SRA and ROR instructions perform logical left shift, arithmetic right shift and right rotation, respectively, of (rs) by the number of bits specified in the imm field and saves the result in register rd. For ROR, bits are rotated off the right (least significant) and are inserted into the vacated bit positions on the left (most significant).

They have the following assembly level syntax:

Opcode rd, rs, imm

The imm field is a 4-bit immediate operand in unsigned representation for the SLL, SRA and ROR instructions.

The machine level encoding for each arithmetic/logic instruction is:

0aaa dddd ssss tttt

where 0aaa represents the opcode (see Table 3), and dddd and ssss represent the rd and rs registers, respectively. The tttt field represents either the rt register or the imm field.

## 1.2 Memory Instructions

There are four instructions of this category: LW, SW, LLB and LHB.

The first group of these instructions are LW (load word) and SW (save word). The assembly level syntax for LW and SW is:

Opcode rt, rs, offset

The **LW** instruction loads register rt with contents from the memory location specified by register rs plus the immediate offset. The signed value offset is shifted left by 1, sign-extended and added to the contents of register rs to compute the address of the memory location to load. The address is always even (the low-order bit will always be zero).

The **SW** instruction saves (rt) to the location specified by the register rs plus the immediate offset. The address of the memory location is computed as in LW.

The machine level encoding of these two instructions is:

100a tttt ssss oooo

where 100a specifies the opcode, tttt specifies rt, ssss specifies rs, and oooo is the offset in two's complement representation, but right-shifted by 1 bit (since the LSb will always be zero, there is no reason to encode that bit in the instruction word). The address is computed as addr = (Reg[ssss] & 0xFFFE) + (sign-extend(oooo) << 1).

The next two instructions are of the Load Immediate type: **LLB** (load lower byte) and **LHB** (load higher byte). The assembly level syntax for the LLB and LHB instructions is:

LLB rd, 0xYY

LHB rd, 0xYY

Register rd is the register being loaded into, and 0xYY is the 8-bit immediate value to load (specified in hexadecimal).

LLB loads the least significant 8 bits of register rd with the bits from the immediate field. The most significant 8 bits of the register rd are left unchanged. Conversely, LHB loads the most significant 8 bits of rd while the least significant remain unchanged.

Note: These two are not technically loading from memory but are grouped with memory instructions.

The machine level encoding for these instructions is

101a dddd uuuu uuuu

where 101a is the opcode, dddd specifies the destination register, and uuuuuuuu is the 8-bit immediate value.

Note that LLB/LHB must not overwrite the upper/lower half of Reg[dddd]. Since your register file design does not support partial register writes, you will have to implement them using a read-modify-write register transfer: Reg[dddd] = (Reg[dddd] & 0xFF00) | uuuuuuuu for LLB and Reg[dddd] = (Reg[dddd] & 0x00FF) | (uuuuuuuu << 8) for LHB.

## 1.3 Control Instructions

There are four instructions belonging to this category: B, BR, PCS and HLT.

The **B** (Branch) instruction conditionally jumps to the address obtained by adding the 9-bit immediate (signed) offset to the contents of the program counter+2 (i.e., address of B instruction +2).

The assembly level syntax for this instruction is:

B ccc, Label

And the machine level encoding for this instruction is:

Opcode ccci iiii iiii

The BR (Branch Register) instruction conditionally jumps to the address specified by (rs).

The assembly level syntax for this instruction is:

BR ccc, rs

And the machine level encoding for this instruction is:

Opcode cccx ssss xxxx

where ccc specifies the condition as in Table 1 and ssss encodes the source register rs.

Table 1: Encoding for branch conditions

ccc	Condition
000	Not Equal $(Z = 0)$
001	Equal $(Z = 1)$
010	Greater Than $(Z = N = 0)$
011	Less Than $(N = 1)$
100	Greater Than or Equal $(Z = 1 \text{ or } Z = N = 0)$
101	Less Than or Equal $(N = 1 \text{ or } Z = 1)$
110	Overflow (V = 1)
111	Unconditional

The eight possible conditions are Equal (EQ), Not Equal (NEQ), Greater Than (GT), Less Than (LT), Greater Than or Equal (GTE), Less Than or Equal (LTE), Overflow (OVFL) and Unconditional (UNCOND). Many of these conditions are determined based on the 3-bit flag N, V, and Z. The instructions that set these flags are outlined in Table 2 below:

Table 2: Flags set by instructions

Instruction	Flags Set
ADD	N, Z, V
SUB	N, Z, V
XOR	Z
SLL	Z
SRA	Z
ROR	Z

A true condition corresponds to a taken branch. The status of the condition is obtained from the FLAG register (the definition of each flag is in Section 3.3).

The PCS instruction saves the contents of the next program counter (address of the PCS instruction + 2) to the register rd and increments the PC.

The assembly level syntax for this instruction is:

PCS rd

The machine level encoding for this instruction is:

Opcode dddd xxxx xxxx

where dddd encodes register rd.

The **HLT** instruction freezes the whole machine by stopping the advancement of PC.

Opcode xxxx xxxx xxxx

The list of instructions and their opcodes are summarized in Table 3 below.

Table 3: Table of opcodes

Instruction	Opcode
ADD	0000
SUB	0001
XOR	0010
RED	0011
SLL	0100
SRA	0101
ROR	0110
PADDSB	0111
LW	1000
SW	1001
LLB	1010
LHB	1011
В	1100
BR	1101
PCS	1110
HLT	1111

## 2. Memory System

For this stage of the project, the processor will have a separate single-cycle instruction memory and data memory, which are both byte-addressable. The instruction memory has a 16-bit address input and a 16-bit data output. The data memory has a 16-bit address input, a 16-bit data input, a 16-bit data output, and a write enable signal. If the write signal is asserted, the memory will write the data input bits to the location specified by the input address. Both instruction and data memories are implemented as asynchronous memories.

# Verilog modules are provided for both memories.

The instruction memory contains the binary machine code instructions to be executed on your processor.

## 3. Implementation

## 3.1 Design

As mentioned earlier, in this project phase, you will implement the ISA and design a single cycle processor. On each clock cycle, one instruction is first read from instruction memory, then it is executed and finally the results are stored. Each instruction takes only one cycle to execute. Required design specifications for specific modules are provided below:

- 1. **ALU Adder**: Carry lookahead adder (CLA)
- 2. Shifter: Use 3:1 muxes, a variant of the design with 2:1 muxes in the lecture slides
- 3. **Register File**: As specified in the homework
- 4. **Reduction unit (for RED instruction)**: Use a tree of 4-bit carry lookahead adders. At the first level of the reduction tree, sum<sub>ac</sub> = aaaaaaaa + ccccccc needs an 8-bit adder to generate a 9-bit result, in which this 8-bit adder is constructed from two 4-bit CLAs. The same goes for sum<sub>bd</sub> = bbbbbbbb + dddddddd. Then at the second level of the tree, the final result sum<sub>ac</sub> + sum<sub>bd</sub> should perform 9-bit addition using three 4-bit CLAs.

## 3.2 Reset Sequence

WISC-F24 has an active high reset input (rst). Instructions are executed when rst is low. If rst goes high for one clock cycle, the contents of the state of the machine are reset and execution is restarted at address 0x0000.

### 3.3 Flags

Flag bits are stored in the FLAG register and used in conditional branches. There are three bits in the FLAG register: Zero (Z), Overflow (V), and Sign (N). Only the arithmetic instructions (except PADDSB and RED) can change the three flags (Z, V, N). The logical instructions (XOR, SLL, SRA, ROR) change the Z FLAG, but they do not change the N or V flag.

The Z flag is set if and only if the output of the operation is zero.

The V flag is set by the ADD and SUB instructions if and only if the operation results in an overflow. Overflow must be set based on treating the arithmetic values as 16-bit signed integers.

The N flag is set if and only if the result of the ADD or SUB instruction is negative.

Other Instructions, including load/store instructions and control instructions, do not change the contents of the FLAG register.

#### 4. Interface

Your top level Verilog design code should be in a file named *cpu.v*. It should have a simple 4-signal interface: *clk*, *rst*, *hlt* and *pc[15:0]*.

Signal Interface of <i>cpu.v</i>						
Signal:	Direction:	Description:				
clk	in	System clock				
rst	in	Active high reset. A 1'b1 on this signal resets the processor and causes execution				
		to start at address 0x0000				

hlt	out	When your processor encounters the HLT instruction it will assert this signal once
		it is finished processing the instruction prior to the HLT
pc[15:0]	out	PC value over the course of program execution

#### 5. Submission Requirements

- 1. You are provided with an assembler to convert your text-level test cases into machine level instructions. You will also be provided with a global testbench and testcases. The test case should be run with the testbench and the output (as .txt files) should be submitted for Phase 1 evaluation. In other words, test1.list should output test1-verilogsim.log.txt and test1-verilogsim.trace.txt.
- 2. You are also required to submit a zipped file containing: all the Verilog files of your design, all testbenches used and any other support files.

It is good practice to use a directory hierarchy and a method of source code management. A decent directory structure would be to keep design files in one directory and any support files in one or more different directories.

Popular source code control systems are Git, Mercurial, and Subversion. Less popular would be to copy a file to another directory and rename it when you're about to make major changes from a known-good starting point. Please use whatever works for you.

## Notes on project-phase1-env.zip

The zip, when unzipped, contains a directory with the assembler, a directory with IP you can use in your project, and empty design directory for your files, and a dv directory with testbench code.

```
WISC-assembler
   — README // Informs how to run assembler.pl
  — assembler.pl
  └─ sample
- design // Your design files go here
dv
  phase1 cpu tb.v // Use this testbench and edit
- ip
   — dff.v // D flip-flop to use in your design.
    – dv
      ├─ dff_tb.v
      └─ memory1c tb.v
   — memory1c.readme.txt
     memory1c_data.v // Use this module for Data Memory.
  memory1c instr.v // Use this module for Instruction Memory.
 sim
  └─ run.sh // Example way to run a test using Icarus Verilog.

    testcases // Ensure these testcases work correctly.

    test1.list
    test2.list
```

└─ test3.list