



Flash for FPGA programming

For FPGA programming

CONF_DONE


NCF

NSTATUS


JTAG interface for FPGA programming

Hard reset (reload firmware) and soft reset (send reset signal to firmware) buttons


2.5V outputs from
the FPGA for debugging, etc.
These go to LEDs for monitoring



2.5V inputs and outputs to/from
the FPGA for status monitoring
and control of things, etc.



50 Ohm external trigger input



50 Ohm 1kHz / Aux output




1kOhm 1kHz output for probe compensation



Extra clock input and output





LVDS outputs and inputs for sync between boards






Cyclone IV E left and right I/O banks support
true LVDS transmitters, so use them for LVDS outputs

50 MHz clock for FPGA





12/8/2024 9:15 PM f=0.45 C:\gitwork\master\HaasoscopePro\adc board\haasoscope_pro_adc_fpga_board.sch (Sheet: 11/15)



Need 3v3 plus 1v1 and 1v9 for the main ADC

