


EN7	F44	IO 97	IO 227	W61	IO227
GND	F42	GND	IO 228	W62	IO228
BOARDOUT4	F43	IO 88	IO 229	W63	IO229
BOARDOUT5	F44	IO 89	IO 230	W64	DC8_N
IO80	F45	IO 90	IO 231	W65	DC5_P
IO81	F46	IO 91	IO 232	W66	DC6_N
IO82	F47	IO 92	IO 233	W67	DC6_N
VCCA	F48	VCCA2	VCCA4	W68	VCCA
IO83	F49	IO 93	IO 234	W69	DB10_P
IO84	F50	IO 94	IO 235	W70	DB10_N
LVDSOUT_TRIGB_P	F51	IO 95	IO 236	W71	DC3_P
LVDSOUT_TRIGB_N	F52	IO 96	IO 237	W72	DC3_N
CLK1	G61	CLK1	IO 238	W73	DC0_N
GND	G62	GND	IO 239	W74	DC0_P
LVDSOUT_TRIG_N	G63	IO 97	IO 240	W75	IO240
LVDSOUT_TRIG_P	G64	IO 98	IO 241	W76	IO241
IO89	G65	IO 99	IO 242	W77	D44_N
VCCA	G66	VCCA3	IO 243	W78	D44_P
SCS3_IN1	G67	IO 100	IO 244	W79	IO244
SCS3_IN2	G68	IO 101	IO 245	W80	IO245
SCS3_INDIAC	G69	IO 102	IO 246	W81	IO246
ETDI_DATA0	G10	IO 103	IO 247	W82	IO247
SCS3_CLK	G11	IO 104	IO 248	W83	IO248
VCCINT	G12	VCCINT	IO 249	W84	IO249
IO105	G13	IO 105	IO 250	W85	IO250
IO106	G14	IO 106	IO 251	W86	DC4_P
IO107	G15	IO 107	IO 252	W87	DC5_N
IO108	G16	IO 108	IO 253	W88	IO253
IO109	G17	IO 109	IO 254	W89	VCCPLL
IO110	G18	IO 110	GNDM4	W90	GND
VCCIOZV5	G19	VCCIOZV5	VCCIOZV5	W91	VCCIOZV5
GND	G20	GND	VCCIO6_3	W92	GND
LVDSM_CLK_P	G21	CLK4	IO 254	W93	DD4_P
LVDSM_CLK_N	G22	CLK4	IO 255	W94	DD4_N
LVDSM_TRIGB_N	H1	IO 111	IO 256	W95	DC1_N
LVDSM_TRIGB_P	H2	IO 112	IO 257	W96	DC1_P
GND	H3	GND	IO 258	W97	GND
VCCIOZV5	H4	VCCIO1_3	VCCIO2_4	W98	VCCIOZV5
IO113	H5	IO 113	VCCIO3_1	W99	VCCIOZV5
IO114	H6	IO 114	IO 258	W100	IO258
IO115	H7	IO 115	IO 259	W101	IO259
IO116	H8	IO 116	IO 260	W102	IO260
VCCINT	H9	VCCINT	VCCIO2_2	W103	VCCIOZV5
IO117	H10	IO 117	IO 261	W104	DC3_P
IO118	H11	IO 118	VCCIO3_3	W105	VCCIOZV5
GND	H12	GND	VCCIO4_1	W106	VCCIOZV5
GND	H13	GND	IO 262	W107	DDSTR_P
IO119	H14	IO 119	IO 263	W108	IO263
IO120	H15	IO 120	IO 264	W109	IO264
IO121	H16	IO 121	VCCIO4_2	W110	VCCIOZV5
IO122	H17	IO 122	IO 265	W111	DB11_P
IO123	H18	IO 123	VCCIO4_3	W112	VCCIOZV5
IO124	H19	IO 124	IO 266	W113	IO266
IO125	H20	IO 125	IO 267	W114	IO267
DB0_P	H21	IO 126	IO 268	W115	DD6_P
DB0_N	H22	IO 127	IO 269	W116	DD6_N
LVDSOUT_CLK_N	J1	IO 128	IO 270	W117	DC1_N
LVDSOUT_CLK_P	J2	IO 129	IO 271	W118	DC1_P
IO130	J3	IO 130	IO 272	W119	IO272
IO131	J4	IO 131	IO 273	W120	IO273
IO132	J5	IO 132	GND	W121	GND
IO133	J6	IO 133	IO 274	W122	IO274
IO134	J7	IO 134	IO 275	W123	DC8_N
IO135	J8	IO 135	IO 276	W124	IO276
GND	J9	GND	IO 277	W125	GND
VCCINT	J10	VCCINT	IO 278	W126	DC1_N
VCCINT	J11	VCCINT	GND	W127	GND
VCCINT	J12	VCCINT	GND	W128	DC1_N
VCCINT	J13	VCCINT	GND	W129	DC1_N
VCCINT	J14	VCCINT	GND	W130	DC1_N
GND	J15	GND	GND	W131	VCCIOZV5
VCCINT	J16	VCCINT	GND	W132	GND
IO136	J17	IO 136	IO 279	W133	DB11_N
IO137	J18	IO 137	GND	W134	GND
GND	J19	GND	VCCIO6_4	W135	VCCIOZV5
VCCIOZV5	J20	VCCIO6_3	GND	W136	GND
DB1_P	J21	IO 138	IO 280	W137	DD5_P
DB1_N	J22	IO 139	IO 281	W138	DD5_N
DAT0	K1	IO 140	IO 282	W139	IO282
DCLK	K2	DCLK	GND	W140	GND
GND	K3	GND	IO 283	W141	IO283
VCCIOZV5	K4	GND	IO 284	W142	IO284
NCONFIG	K5	VCCIO1_4	IO 285	W143	DC8_P
STATUS	K6	NSTATUS	VCCIO2_4	W144	VCCIOZV5
IO141	K7	IO 141	IO 286	W145	DC10_P
IO142	K8	IO 142	IO 287	W146	DC11_P
VCCINT	K9	VCCINT	IO 288	W147	DCCLK_P
GND	K10	GND	IO 289	W148	DCSTR_P
GND	K11	GND	CLK15	W149	CLK15
GND	K12	GND	CLK13	W150	CLK13
GND	K13	GND	IO 290	W151	DDCLK_P
VCCINT	K14	GND	IO 291	W152	DD10_P
VCCINT	K15	VCCINT	IO 292	W153	DD10_P
GND	K16	GND	IO 293	W154	DD9_P
DB5_N	K17	IO 143	IO 294	W155	DD8_P
DB5_P	K18	IO 144	IO 295	W156	IO295
IO145	K19	IO 145	IO 296	W157	IO296
MSEL3	K20	MSEL3	IO 297	W158	DD7_P
DB7_P	K21	IO 146	IO 298	W159	IO298
DB7_N	K22	IO 147	GND	W160	GND
TMS	L1	TMS	GND	W161	GND
TCK	L2	TCK	VCCIO5_5	W162	VCCIOZV5
NCE	L3	NCE	IO 299	W163	IO299
TD0	L4	TD0	IO 300	W164	IO300
TD1	L5	TD1	IO 301	W165	DC8_N
DAL_P	L6	IO 148	GND	W166	GND
IO149	L7	IO 149	IO 302	W167	DC10_N
IO150	L8	IO 150	IO 303	W168	DC11_N
VCCINT	L9	VCCINT	IO 304	W169	DCCLK_N
GND	L10	GND	IO 305	W170	DCSTR_N
GND	L11	GND	CLK14	W171	CLK14
GND	L12	GND	CLK12	W172	CLK12
GND	L13	GND	IO 306	W173	DDCLK_N
VCCINT	L14	VCCINT	IO 307	W174	DD11_N
GND	L15	GND	IO 308	W175	DD10_N
VCCINT	L16	VCCINT	IO 309	W176	DD9_N
MSEL2	L17	MSEL2	IO 310	W177	DD8_N
MSEL1	L18	MSEL1	IO 311	W178	IO311
VCCIOZV5	L19	VCCIO6_4	IO 312	W179	IO312
GND	L20	GND	IO 313	W180	DD7_N
DB1_P	L21	IO 151	VCCIO4_5	W181	VCCIOZV5
DB1_N	L22	IO 152	GND	W182	GND


All the inputs and outputs for the FPGA
(Yes, this schematic symbol is even terrible.)

2.5V outputs from the FPGA for debugging, etc.


These go to LEDs for monitoring



2.5V inputs and outputs to/from the FPGA for status monitoring and control of things, etc.




50 Ohm external trigger input




50 Ohm 1kHz / Aux output




1kOhm 1kHz output for probe compensation



Extra clock input and output




LVDS outputs and inputs for sync between boards



Cyclone IV E left and right I/O banks support true LVDS transmitters, so use them for LVDS outputs

50 MHz clock for FPGA




D_{A0_P}	D_{A0_N}	D_{B0_P}	D_{B0_N}	D_{C0_P}	D_{C0_N}	D_{D0_P}	D_{D0_N}
D_{A1_P}	D_{A1_N}	D_{B1_P}	D_{B1_N}	D_{C1_P}	D_{C1_N}	D_{D1_P}	D_{D1_N}
D_{A2_P}	D_{A2_N}	D_{B2_P}	D_{B2_N}	D_{C2_P}	D_{C2_N}	D_{D2_P}	D_{D2_N}
D_{A3_P}	D_{A3_N}	D_{B3_P}	D_{B3_N}	D_{C3_P}	D_{C3_N}	D_{D3_P}	D_{D3_N}
D_{A4_P}	D_{A4_N}	D_{B4_P}	D_{B4_N}	D_{C4_P}	D_{C4_N}	D_{D4_P}	D_{D4_N}
D_{A5_P}	D_{A5_N}	D_{B5_P}	D_{B5_N}	D_{C5_P}	D_{C5_N}	D_{D5_P}	D_{D5_N}
D_{A6_P}	D_{A6_N}	D_{B6_P}	D_{B6_N}	D_{C6_P}	D_{C6_N}	D_{D6_P}	D_{D6_N}
D_{A7_P}	D_{A7_N}	D_{B7_P}	D_{B7_N}	D_{C7_P}	D_{C7_N}	D_{D7_P}	D_{D7_N}
D_{A8_P}	D_{A8_N}	D_{B8_P}	D_{B8_N}	D_{C8_P}	D_{C8_N}	D_{D8_P}	D_{D8_N}
D_{A9_P}	D_{A9_N}	D_{B9_P}	D_{B9_N}	D_{C9_P}	D_{C9_N}	D_{D9_P}	D_{D9_N}
D_{A10_P}	D_{A10_N}	D_{B10_P}	D_{B10_N}	D_{C10_P}	D_{C10_N}	D_{D10_P}	D_{D10_N}
D_{A11_P}	D_{A11_N}	D_{B11_P}	D_{B11_N}	D_{C11_P}	D_{C11_N}	D_{D11_P}	D_{D11_N}
D_{ACK_P}	D_{ACK_N}	D_{BCLK_P}	D_{BCLK_N}	D_{CLK_P}	D_{CLK_N}	D_{DCLK_P}	D_{DCLK_N}
D_{ASTR_P}	D_{ASTR_N}	D_{BSTR_P}	D_{BSTR_N}	D_{CSTR_P}	D_{CSTR_N}	D_{DSTR_P}	D_{DSTR_N}

LVDSIN_CLK_P 100 LVDSIN_CLK_N
 LVDSIN_TRIG_P 100 LVDSIN_TRIG_N
 LVDSIN_SPARF0_P 100 LVDSIN_SPARF0_N
 LVDSIN_TRIGB_P 100 LVDSIN_TRIGB_N


LVDS receivers require an external 100 Ohm termination resistor between the two signals at the input buffer

We use 0201 resistors that fit on the bottom of the board and connect the vias under the FPGA for each LVDS input pair


Flash for FPGA programming



For FPGA programming




JTAG interface for FPGA programming







Hard reset (reload firmware) and soft reset (send reset signal to firmware) buttons









Need + and - 2.5V for the amplifiers



Need separate -2v5 supplies for inputs A and B because each needs more than 100mA and each of these negative regulators can only make 200mA

Need some power for the FPGA



[illegible]

V for 1.1V reg -1.5V

PS9 LMR33633A

PGND SW BOOT VCC FB EP

5V VIN 1 2 3 4 5 6 7 8 9 10 11 12

0.1uF C263

0.1uF R223

1uF C265

100k R224

100k RL3

1.1V 1 2

0.1uF C266

100k

Rbot = Rtop*(Vout-1) = 100k*(1.5-1) = 200k

5V

C267 0.1uF

GND

PS10 LMR33630AODD

VOUT 1.9V reg - 2.2V

VREF 1.2V

SW BOOT VCC FB EN PG

L10 2uH

C269 1uF

R205 100k

R206 100k

C270 1uF

GND


2V2 1

2

Rbot = Rtop/(Vout-1) = 100k/(2.2-1) = ~83k

[illegible]


12/7/2024 12:33 PM f=0.50 C:\gitwork\master\HaasoscopePro\adc board\haasoscope_pro_adc_fpga_board.sch (Sheet: 12/14)




These transfer power to actual FPGA voltage inputs




FPGA power decoupling







Buffer inputs before feeding to slow adc



Slow adc for temp monitoring



Monitor the temp of the PCB near FPGA



PWM SV power to fan

