





Preinput 1	
TITLE: haasoscope_pro_adc_fpga_board	
Document Number:	REV:
Date: 1/5/2025 11:33 PM	Sheet: 1/16




















Power - FPGA


TITLE: haasoscope_pro_adc_fpga_board


Document Number:


REV:

Date: 1/5/2025 11:33 PM

Sheet: 12/16







Temp monitoring


TITLE: haasoscope_pro_adc_fpga_board

Document Number:

REV:

Date: 1/5/2025 11:33 PM

Sheet: 15/16



Testing	
TITLE: haasoscope_pro_adc_fpga_board	
Document Number:	REV:
Date: 1/5/2025 11:33 PM	Sheet: 16/16