




GND for FPGA



Power for FPGA



Config and clocks for FPGA




3.3V outputs from the FPGA for debugging, etc.
These go to LEDs for monitoring




For controlling front panel LEDs




2.5V outputs from the FPGA for debugging, etc.
These go to LEDs for monitoring




2.5V inputs and outputs to/from the FPGA for status monitoring and control of things, etc.



50 Ohm external trigger input (was BOARDIN4)



50 Ohm 1kHz / Aux output (was DEBUGOUT10)



1kOhm 1kHz output for probe compensation




Extra clock input and output




LVDS outputs and inputs for sync between boards

U83 RJ45-CONNECTOR-SHIELDED





U81 RJ45-CONNECTOR-SHIELDED



Cyclone IV E left and right I/O banks support true LVDS transmitters, so use them for LVDS outputs

50 MHz clock for FPGA





V- for input amp req ~ -3.0V

PS13 LMR33630A DDA

GND SW BOOT VCC PG

C288 0.1µF C279 0.1µF



R281 10k R282 10k R283 10k

C294 2µF C295 2µF C296 2µF C297 2µF

L13 0.1µF





3VdL

$R_{boot} = R_{top}(V_{out}) - 100\Omega(3.0V) = 50\Omega$






12/29/2024 7:49 AM f=0.47 C:\gitwork\master\HaasoscopePro\adc board\haasoscope_pro_adc_fpga_board.sch (Sheet: 11/16)





Need some power for the FPGA




Need 3v3 1v1 and 1v9 for the main ADC



2A max current linear regs with 180mV dropout at 2A



ADC power filters, as recommended in datasheet




ADC power decoupling








These transfer power to actual FPGA voltage inputs



FPGA power decoupling





Some extra things to put on
the board for testing only
Not connected to the rest of the system!

