

Pin 1 to Pin 20 connections for the LED driver IC. The diagram shows connections for LED0 through LED3, DEBURGOUT0 through DEBURGOUT9, and DEBURGOUT10 through DEBURGOUT15. Red boxes highlight specific groups of pins: pins 1-4 (LED0-LED3), pins 11-14 (DEBURGOUT0-DEBURGOUT3), and pins 19-20 (DEBURGOUT10-DEBURGOUT11).

CC1COMPOT	BOARDIN0	1
CC2COMPOT	BOARDIN1	2
12V/CONNECTED	BOARDIN2	3
GP2V	BOARDIN3	4
GND	BOARDIN4	5
LOCKDETECT	BOARDIN5	6
MUXOUT	BOARDIN6	7
CALSTAT	BOARDIN7	8

50_1MD_CONTROL2	BOARDOUT0	1
ACDC_CONTROL2	BOARDOUT1	2
ATT_CONTROL2	BOARDOUT2	3
1KHZOUT	BOARDOUT3	4
50_1MD_CONTROL	BOARDOUT4	5
ACDC_CONTROL	BOARDOUT5	6
ATT_CONTROL	BOARDOUT6	7
SPLIT_CONTROL	BOARDOUT7	8

50 MHz clock for FPGA

U3
RJ45-CONNECTOR-SHIELDED

SHIELD

1
2
3
4
5
6
7
8

LVDSOUT_TRIG_P
LVDSOUT_TRIG_N
LVDSOUT_SPARED_P
LVDSIN_TRIG_P
LVDSIN_TRIG_N
LVDSOUT_SPARED_N
LVDSIN_CLK_P
LVDSIN_CLK_N

U1
RJ45-CONNECTOR-SHIELDED

SHIELD

1
2
3
4
5
6
7
8

LVDSIN_TRIG_P
LVDSIN_TRIG_N
LVDSIN_SPARED_P
LVDSOUT_TRIG_P
LVDSOUT_TRIG_N
LVDSIN_SPARED_N
LVDSIN_CLK_P
LVDSIN_CLK_N

DA0_P		DA0_N	DB0_P		DB0_N	DC0_P		DC0_N	DD0_P		DD0_N
DA1_P		DA1_N	DB1_P		DB1_N	DC1_P		DC1_N	DD1_P		DD1_N
DA2_P		DA2_N	DB2_P		DB2_N	DC2_P		DC2_N	DD2_P		DD2_N
DA3_P		DA3_N	DB3_P		DB3_N	DC3_P		DC3_N	DD3_P		DD3_N
DA4_P		DA4_N	DB4_P		DB4_N	DC4_P		DC4_N	DD4_P		DD4_N
DA5_P		DA5_N	DB5_P		DB5_N	DC5_P		DC5_N	DD5_P		DD5_N
DA6_P		DA6_N	DB6_P		DB6_N	DC6_P		DC6_N	DD6_P		DD6_N
DA7_P		DA7_N	DB7_P		DB7_N	DC7_P		DC7_N	DD7_P		DD7_N
DA8_P		DA8_N	DB8_P		DB8_N	DC8_P		DC8_N	DD8_P		DD8_N
DA9_P		DA9_N	DB9_P		DB9_N	DC9_P		DC9_N	DD9_P		DD9_N
DA10_P		DA10_N	DB10_P		DB10_N	DC10_P		DC10_N	DD10_P		DD10_N
DA11_P		DA11_N	DB11_P		DB11_N	DC11_P		DC11_N	DD11_P		DD11_N
DACLK_P		DACLK_N	DBCLK_P		DBCLK_N	DCCLK_P		DCCLK_N	DDCLK_P		DDCLK_N
DASTR_P		DASTR_N	DBSTR_P		DBSTR_N	DCSTR_P		DCSTR_N	DDSTR_P		DDSTR_N

LVDSIN_CLK_P 100 LVDSIN_CLK_N
LVDSIN_TRIG_P 100 LVDSIN_TRIG_N
LVDSIN_SPARF0_P 100 LVDSIN_SPARF0_N
LVDSIN_TRIGB_P 100 LVDSIN_TRIGB_N

LVDS receivers require an external 100 Ohm termination resistor between the two signals at the input buffer

We use 0201 resistors that fit on the bottom of the board and connect the vias under the FPGA for each LVDS input pair

Flash for FPGA programming

For FPGA programming

Pin connection diagram for IC6 (FRC016AS18N):

- Pin 1: NCS0
- Pin 2: DATA0
- Pin 3: 3V3
- Pin 4: GND
- Pin 5: DATA0
- Pin 6: DCLK
- Pin 7: 3V3
- Pin 8: 3V3

Additional components and connections:



- Capacitor C58 (0.1uF) is connected to pin 4 (GND) and pin 3 (3V3).
- IC6 is labeled FRC016AS18N.

JTAG interface for FPGA programming

Hard reset (reload firmware) and soft reset (send reset signal to firmware) buttons

All the inputs and outputs for the FPGA
(Yes, this schematic symbol is even terrible.)



		IC5	
		EP4CE30F23C6N	
GND	A1	GND	IO_153
ETDIOL_A1C	GND1	IO_154	DAB_N
ETDIOL_A1C	VCCIO1	IO_155	DAB_P
ETDIOL_A2	IO_1	IO_156	DAT_N
ETDIOL_A2	IO_2	IO_157	DAT_P
LEDA1	IO_3	IO_158	IO151_N
LEDA2	IO_4	IO_159	IO151_P
LEDA3	IO_5	IO_160	IO158_N
LEDA4	IO_6	IO_161	DCT_P
CCD3_IN1A10	IO_7	VCCIN1_15	M10_VCCIN1
ETDIOL_A1C_A2A3	CLKIO	M10_GND	M10_GND
DEBURGIO_A1	CLKIO	GND_38	GND_38
DEBURGIO_A2	IO_9	M13_GND	M13_GND
DEBURGIO_A2	IO_10	VCCIN1_16	M13_VCCIN1
DEBURGIO_A2	IO_11	IO_161	IO_161
DEBURGIO_A2	IO_12	IO_162	IO161_N
DEBURGIO_A2	IO_13	IO_163	IO161_P
DEBURGIO_A2	IO_14	IO_164	IO162_N
DEBURGIO_A2	IO_15	IO_165	IO162_P
DEBURGIO_A2	IO_16	IO_166	IO163_N
DEBURGIO_A2	IO_17	IO_167	IO163_P
DEBURGIO_A2	IO_18	IO_168	IO164_N
DEBURGIO_A2	IO_19	IO_169	IO164_P
DEBURGIO_A2	IO_20	IO_170	IO165_N
DEBURGIO_A2	IO_21	IO_171	IO165_P
DEBURGIO_A2	IO_22	IO_172	IO166_N
DEBURGIO_A2	IO_23	IO_173	IO166_P
DEBURGIO_A2	IO_24	IO_174	IO167_N
DEBURGIO_A2	IO_25	IO_175	IO167_P
DEBURGIO_A2	IO_26	IO_176	IO168_N
DEBURGIO_A2	IO_27	IO_177	IO168_P
DEBURGIO_A2	IO_28	IO_178	IO169_N
DEBURGIO_A2	IO_29	IO_179	IO169_P
DEBURGIO_A2	IO_30	IO_180	IO170_N
DEBURGIO_A2	IO_31	IO_181	IO170_P
DEBURGIO_A2	IO_32	IO_182	IO171_N
DEBURGIO_A2	IO_33	IO_183	IO171_P
DEBURGIO_A2	IO_34	IO_184	IO172_N
DEBURGIO_A2	IO_35	IO_185	IO172_P
DEBURGIO_A2	IO_36	IO_186	IO173_N
DEBURGIO_A2	IO_37	IO_187	IO173_P
DEBURGIO_A2	IO_38	IO_188	IO174_N
DEBURGIO_A2	IO_39	IO_189	IO174_P
DEBURGIO_A2	IO_40	IO_190	IO175_N
DEBURGIO_A2	IO_41	IO_191	IO175_P
DEBURGIO_A2	IO_42	IO_192	IO176_N
DEBURGIO_A2	IO_43	IO_193	IO176_P
DEBURGIO_A2	IO_44	IO_194	IO177_N
DEBURGIO_A2	IO_45	IO_195	IO177_P
DEBURGIO_A2	IO_46	IO_196	IO178_N
DEBURGIO_A2	IO_47	IO_197	IO178_P
DEBURGIO_A2	IO_48	IO_198	IO179_N
DEBURGIO_A2	IO_49	IO_199	IO179_P
DEBURGIO_A2	IO_50	IO_200	IO180_N
DEBURGIO_A2	IO_51	IO_201	IO180_P
DEBURGIO_A2	IO_52	IO_202	IO181_N
DEBURGIO_A2	IO_53	IO_203	IO181_P
DEBURGIO_A2	IO_54	IO_204	IO182_N
DEBURGIO_A2	IO_55	IO_205	IO182_P
DEBURGIO_A2	IO_56	IO_206	IO183_N
DEBURGIO_A2	IO_57	IO_207	IO183_P
DEBURGIO_A2	IO_58	IO_208	IO184_N
DEBURGIO_A2	IO_59	IO_209	IO184_P
DEBURGIO_A2	IO_60	IO_210	IO185_N
DEBURGIO_A2	IO_61	IO_211	IO185_P
DEBURGIO_A2	IO_62	IO_212	IO186_N
DEBURGIO_A2	IO_63	IO_213	IO186_P
DEBURGIO_A2	IO_64	IO_214	IO187_N
DEBURGIO_A2	IO_65	IO_215	IO187_P
DEBURGIO_A2	IO_66	IO_216	IO188_N
DEBURGIO_A2	IO_67	IO_217	IO188_P
DEBURGIO_A2	IO_68	IO_218	IO189_N
DEBURGIO_A2	IO_69	IO_219	IO189_P
DEBURGIO_A2	IO_70	IO_220	IO190_N
DEBURGIO_A2	IO_71	IO_221	IO190_P
DEBURGIO_A2	IO_72	IO_222	IO191_N
DEBURGIO_A2	IO_73	IO_223	IO191_P
DEBURGIO_A2	IO_74	IO_224	IO192_N
DEBURGIO_A2	IO_75	IO_225	IO192_P
DEBURGIO_A2	IO_76	IO_226	IO193_N
DEBURGIO_A2	IO_77	IO_227	IO193_P
DEBURGIO_A2	IO_78	IO_228	IO194_N
DEBURGIO_A2	IO_79	IO_229	IO194_P
DEBURGIO_A2	IO_80	IO_230	IO195_N
DEBURGIO_A2	IO_81	IO_231	IO195_P
DEBURGIO_A2	IO_82	IO_232	IO196_N
DEBURGIO_A2	IO_83	IO_233	IO196_P
DEBURGIO_A2	IO_84	IO_234	IO197_N
DEBURGIO_A2	IO_85	IO_235	IO197_P
DEBURGIO_A2	IO_86	IO_236	IO198_N
DEBURGIO_A2	IO_87		



12VCONNECTED

Connect USB-C power to 5V only if 12V not connected
(detected by power jack on next sheet)


If 12VConnected is high (5V), then switch is off
If 12VConnected is low (0V), then switch is on






CC1 or 2 indicate USB C polarity

Read the voltage on CC1/2, if it is
>0.7V, you can draw 1.5A @5V
(USB Type-C Spec R2.0 - August 2019 page 241)

>1.31V, you can draw 3A @5V



Need + and - 2.5V for the amplifiers



Need separate -2v5 supplies for inputs A and B because each needs more than 100mA and each of these negative regulators can only make 200mA

3A max current buck converters take in 5V and put out voltages for linear reg that follows

V for 3.3V reg ~ 3.7V

5V

GND

PS21MR33630-300A00A

VIN VIND SW SWT VOUT VOUT VCC FB

PG

1 2 3 4 5 6 7 8

0.1uF

0.1uF

L1

100uH

R221

330k

C261

0.1uF

C259

0.1uF

C262

0.1uF

3V

3

2

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

V for 1.1V reg = 1.5V

PS9 LMR33303A

PGND VIN SW BOOT VCC FB EP

5V 0.1uF C263

1 2

1V5 1 2

C266 0.1uF

L9

C264 0.1uF

R223 100k

R224 100k

R103 100k

Rbot = Rtop * (Vout-1) = 100k * (1.5-1) = 50k

V for 1.9V reg - 2.2V

PS15 LMR33630AODD

VIN SW SWT BOOT
EN VCC FB
PG FB

5V C267 0.1uF GND

C268 2uF C269 2uF C306 2uF C307 2uF C308 2uF C309 2uF

L10 100k R256 100k R257 100k R258 100k R259 100k


2.2V 1 2

Rbot = Rtop/(Vout-1) = 100k/(2.2-1) = ~83k


The circuit diagram shows the TP7A2700RQTR LED driver IC. The input voltage is 3V3, which is connected to the IN-2 pin through a 1k resistor (R218). The feedback network consists of a 100nF capacitor (C244) and a 0.1uF capacitor (C245) connected between the FB pin and ground. The output of the IC drives an LED through a 5.1k resistor (R219). The LED is connected to ground.

The schematic shows the internal components of the TPS7A7200R GTR regulator. It includes a feedback network with resistors R214 (10k) and R215 (1k), a compensation capacitor C246 (0.1μF), and a bypass capacitor C247 (1μF). The input voltage is labeled as 1V9, and the output voltage is indicated as 0.5 + grounded inputs.


11/19/2024 10:44 AM f=0.50 C:\gitwork\master\HaasoscopePro\adc board\haasoscope_pro_adc_fpga_board.sch (Sheet: 12/14)




These transfer power to actual FPGA voltage inputs




FPGA power decoupling




Amplify temp signals so they're
in a good range for the slow adc




Monitor the temp of the main ADC




Buffer inputs before feeding to slow adc



Slow adc for temp monitoring



Monitor the temp of the PCB near FPGA



PWM 5V power to fan

