Analysis & Synthesis report for atm
Fri Jul 14 20:00:15 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition

; Table of Contents ;

- 1. Legal Notice
- 2. Analysis & Synthesis Summary
- 3. Analysis & Synthesis Settings
- 4. Parallel Compilation
- 5. Analysis & Synthesis Source Files Read
- 6. Analysis & Synthesis Resource Usage Summary
- 7. Analysis & Synthesis Resource Utilization by Entity
- 8. Analysis & Synthesis DSP Block Usage Summary
- 9. State Machine |atm|state
- 10. Registers Removed During Synthesis
- 11. Removed Registers Triggering Further Register Optimizations
- 12. General Register Statistics
- 13. Inverted Register Statistics
- 14. Multiplexer Restructuring Statistics (Restructuring Performed)
- 15. Parameter Settings for User Entity Instance: Clock_divider:clk_div
- 16. Post-Synthesis Netlist Statistics for Top Partition
- 17. Elapsed Time Per Partition
- 18. Analysis & Synthesis Messages
- 19. Analysis & Synthesis Suppressed Messages

; Legal Notice ;

Copyright (C) 2023 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and any partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details, at https://fpgasoftware.intel.com/eula.

```
; Analysis & Synthesis Summary
+-----
; Analysis & Synthesis Status ; Successful - Fri Jul 14 19:15:55 2023
; Quartus Prime Version ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition
; Revision Name
               ; atm
; Top-level Entity Name
                    ; atm
; Family
                ; Cyclone V
; Logic utilization (in ALMs)
                    ; N/A
; Total registers ; 199
                ; 34
; Total pins
; Total virtual pins
                    ; 0
; Total block memory bits ; 0
                    ; 1
; Total DSP Blocks
; Total HSSI RX PCSs
; Total HSSI PMA RX Deserializers ; 0
; Total HSSI TX PCSs ; 0
; Total HSSI PMA TX Serializers ; 0
; Total PLLs
                     ; 0
; Total DLLs
                     ; 0
+-----
; Analysis & Synthesis Settings
+-----+
-----+
```

```
; Option
Setting
                  ; Default Value ;
; Device
5CSEMA5F31C6
; Top-level entity name
                                                                                    ;
atm
                   ; atm
; Family name
Cyclone V
                   ; Cyclone V
; Use smart compilation
Off
                   ; Off
; Enable parallel Assembler and Timing Analyzer during compilation
                  ; On
                                        ;
; Enable compact report table
Off
                   ; Off
; Restructure Multiplexers
                   ; Auto
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ;
0ff
                   ; Off
; Create Debugging Nodes for IP Cores
                                                                                   ;
                   ; Off
; Preserve fewer node names
                                                                                    ;
                   ; On
On
; Intel FPGA IP Evaluation Mode
                   ; Enable
Enable
; Verilog Version
Verilog_2001
                   ; Verilog_2001
; VHDL Version
VHDL 1993
                   ; VHDL_1993
; State Machine Processing
                   ; Auto
; Safe State Machine
                   ; Off
0ff
; Extract Verilog State Machines
                   ; On
; Extract VHDL State Machines
0n
                   ; On
; Ignore Verilog initial constructs
                   ; Off
; Iteration limit for constant Verilog loops
                   ; 5000
; Iteration limit for non-constant Verilog loops
250
                   ; 250
; Add Pass-Through Logic to Inferred RAMs
0n
                   ; On
; Infer RAMs from Raw Logic
                   ; On
On
; Parallel Synthesis
                   ; On
```

```
; DSP Block Balancing
                                                                                     ;
                   ; Auto
Auto
; NOT Gate Push-Back
                   ; On
; Power-Up Don't Care
                   ; On
; Remove Redundant Logic Cells
                   ; Off
; Remove Duplicate Registers
0n
                   ; On
; Ignore CARRY Buffers
; Ignore CASCADE Buffers
                   ; Off
; Ignore GLOBAL Buffers
0ff
                   ; Off
; Ignore ROW GLOBAL Buffers
                   ; Off
; Ignore LCELL Buffers
0ff
                   ; Off
; Ignore SOFT Buffers
                   ; On
; Limit AHDL Integers to 32 Bits
                                                                                     ;
Off
                   ; Off
; Optimization Technique
                   ; Balanced
Balanced
; Carry Chain Length
70
; Auto Carry Chains
0n
                   ; On
; Auto Open-Drain Pins
                   ; On
; Perform WYSIWYG Primitive Resynthesis
0ff
                   ; Off
; Auto ROM Replacement
; Auto RAM Replacement
On
                   ; On
; Auto DSP Block Replacement
                   ; On
; Auto Shift Register Replacement
                   ; Auto
; Allow Shift Register Merging across Hierarchies
Auto
                   ; Auto
                                         ;
; Auto Clock Enable Replacement
0n
                   ; On
                                         ;
; Strict RAM Replacement
                   ; Off
; Allow Synchronous Control Signals
                   ; On
```

```
; Force Use of Synchronous Clear Signals
                                                                                    ;
Off
                   ; Off
; Auto Resource Sharing
                   ; Off
; Allow Any RAM Size For Recognition
0ff
                   ; Off
; Allow Any ROM Size For Recognition
                   ; Off
; Allow Any Shift Register Size For Recognition
0ff
                   ; Off
; Use LogicLock Constraints during Resource Balancing
                   ; On
; Ignore translate off and synthesis off directives
                   ; Off
0ff
; Timing-Driven Synthesis
0n
                   ; On
; Report Parameter Settings
                   ; On
; Report Source Assignments
0n
                   ; On
; Report Connectivity Checks
                   ; On
; Ignore Maximum Fan-Out Assignments
Off
                   ; Off
; Synchronization Register Chain Length
                   ; 3
; Power Optimization During Synthesis
Normal compilation; Normal compilation;
; HDL message level
Level2
                   ; Level2
; Suppress Register Optimization Related Messages
                   ; Off
; Number of Removed Registers Reported in Synthesis Report
5000
                   ; 5000
; Number of Swept Nodes Reported in Synthesis Report
                   ; 5000
; Number of Inverted Registers Reported in Synthesis Report
                   ; 100
100
; Clock MUX Protection
                   ; On
; Auto Gated Clock Conversion
                   ; Off
; Block Design Naming
Auto
                   ; Auto
; SDC constraint protection
                   ; Off
Off
; Synthesis Effort
                   ; Auto
Auto
; Shift Register Replacement - Allow Asynchronous Clear Signal
                   ; On
```

```
; Pre-Mapping Resynthesis Optimization
                                                 ;
Off
          ; Off
; Analysis & Synthesis Message Level
          ; Medium
; Disable Register Merging Across Hierarchies
Auto ; Auto
; Resource Aware Inference For Block RAM
    ; On
; Automatic Parallel Synthesis
On ; On
; Partial Reconfiguration Bitstream ID
Off ; Off
_____
+----+
; Parallel Compilation
+----+
                 ; Number
Number detected on machine; 12
; Maximum allowed ; 6
                ; 1.00
; Average used
; Maximum used
                 ; 6
               ; % Time Used ;
; Usage by Processor
                ; 100.0%
  Processor 1
  Processor 2
                ; 0.0%
                ; 0.0%
  Processor 3
;
                ; 0.0%
  Processor 4
                 ; 0.0%
  Processor 5
   Processor 6
-----+
; Analysis & Synthesis Source Files Read
+-----+----
-----+
; File Name with User-Entered Path ; Used in Netlist ; File Type
File Name with Absolute Path ; Library ;
; atm.v
                    ; yes
                                ; User Verilog HDL File ;
D:/INTEL UNNATI/Atm_mini/atm.v
; Clock_divider.v
                    ; yes
                               ; User Verilog HDL File ;
```

```
D:/INTEL UNNATI/Atm_mini/Clock_divider.v ;
-----+
; Analysis & Synthesis Resource Usage Summary
+----+
; Resource
 Estimate of Logic utilization (ALMs needed); 247
 Combinational ALUT usage for logic
                               ; 419
    -- 7 input functions
                                ; 1
                                ; 73
    -- 6 input functions
   -- 5 input functions
                               ; 84
                                ; 68
   -- 4 input functions
                               ; 193
    -- <=3 input functions
                                ; 199
; Dedicated logic registers
; I/O pins
                                ; 34
; Total DSP Blocks
                                ; 1
; Maximum fan-out node
                                ; clk~input ;
; Maximum fan-out
                                ; 200
                                ; 2562
; Total fan-out
                                ; 3.73
; Average fan-out
; Analysis & Synthesis Resource Utilization by Entity
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ;
Block Memory Bits; DSP Blocks; Pins; Virtual Pins; Full Hierarchy Name; Entity
Name ; Library Name ;
+-----+---
; 199 (199)
; |atm
; |atm
                    ; 419 (419)
          ; 1
                  ; 34 ; 0
                                                   ; atm
 ; work
```

+						
+						
Note: For table entries with two not indicate the number of resources of alone. The numbers listed outside of the given type used by the specific hierarchy.	f the giver of parent	ven type us theses indi	ed by the sp cate the tot	ecific entity al resources		
+; Analysis & Synthesis DSP Block Us	sage Sumi	mary ;				
; Statistic						
; Independent 9x9 ; Total number of DSP blocks	; 1	; ; ;				
; Fixed Point Unsigned Multiplier		, ; +				
Encoding Type: One-Hot + ; State Machine - atm state		; 				
				+		+
; Name ; state.Finish ; state state.Withdraw ; state.Menu ; state +	e.Pin_Ve	Statement; rification	state.Depos ; state.Idle	· ;		 1
	+	+				
; state.Idle ; 0		;		0	; (0
; 0 ; 0	; 0	; 0 ;	j	0		j
; state.Pin_Verification ; 0	, .	;	0		; (0
; 0 ; 0		; 0	;	, 0		;
0 ; 1 ; state.Menu ; 0	; 1	;	0		. ,	0
; 0 ; 0		; ; 0		0	; (;
1 ; 0	; 1	· ;				
; state.Withdraw ; 0		;		4	; (0
; 0 ; 0	; 1	; 0	;	: 1		;
, ,	, -	,				

```
; 0
; state.Deposit
                      ; 0
                                                                    ; 0
                     ; 0
                                         ; 1
                                                        ; 0
        ; 0
         ; 0
                               ; 1
; state.Mini_Statement
                      ; 0
                                             ; 0
                                                                    ; 0
        ; 0
                                         ; 0
                     ; 1
                                          ;
; state.Finish
                                             ; 0
                                                                    ; 0
                      ; 0
        ; 1
                     ; 0
                                           0
         ; 0
                               ; 1
                                          ;
                      ; 0
; state.Blocked
                                                                    ; 1
                     ; 0
        ; 0
0
         ; 0
                               ; 1
 state.Pin Verification2 ; 0
        ; 0
                                          ; 0
0
        ; 0
                               ; 1
                                          ;
 state.Pin Verification3 ; 1
                                                                    ; 0
                                         ; 0
                                                        ; 0
        ; 0
         ; 0
                               ; 1
     +-----+
; Registers Removed During Synthesis
+-----
                                   ; Reason for Removal
; Register name
                                   ; Stuck at GND due to stuck port data in ;
deposit success
; withdraw_success
                                  ; Stuck at GND due to stuck port data_in ;
; amount[14,15]
                                   ; Merged with amount[13]
; accCount
                                   ; Stuck at GND due to stuck port data_in ;
; amount[13]
                                   ; Stuck at GND due to stuck port data_in ;
; state~13
                                   ; Lost fanout
; state~14
                                   ; Lost fanout
                                   ; Lost fanout
; state~15
; state~16
                                   ; Lost fanout
; pin_database~0
                                   ; Stuck at GND due to stuck port clock
; pin_database~1
                                   ; Stuck at GND due to stuck port clock
; pin_database~2
                                   ; Stuck at GND due to stuck port clock
                                   ; Stuck at GND due to stuck port clock
; pin_database~3
; pin_database~4
                                   ; Stuck at GND due to stuck port clock
; pin database~5
                                   ; Stuck at GND due to stuck port clock
; pin_database~6
                                   ; Stuck at GND due to stuck port clock
; pin_database~7
                                   ; Stuck at GND due to stuck port clock
; Total Number of Removed Registers = 18 ;
```

+-----

```
---+
; Removed Registers Triggering Further Register Optimizations
; Register name ; Reason for Removal ; Registers Removed due to This
Register;
; deposit_success ; Stuck at GND
                             ; amount[13]
           ; due to stuck port data_in ;
+-----
; General Register Statistics
+----+
; Statistic
+----+
                             ; 199
; Total registers
; Number of registers using Synchronous Clear ; 85
; Number of registers using Synchronous Load ; 46
; Number of registers using Asynchronous Clear ; 108
; Number of registers using Asynchronous Load ; 0
; Number of registers using Clock Enable ; 183
; Number of registers using Preset
+----+
+----+
; Inverted Register Statistics
+----+
; Inverted Register
                          ; Fan out ;
+-----+
; balance_database[1][2]
; balance_database[2][2]
                          ; 2
                          ; 2
; balance_database[3][2]
; balance_database[1][7]
                          ; 2
; balance_database[2][7]
                           ; 2
; balance database[3][7]
; balance_database[1][6]
                          ; 2
; balance_database[2][6]
                          ; 2
                          ; 2
; balance database[3][6]
                           ; 2
; balance_database[1][5]
                          ; 2
; balance_database[2][5]
; balance_database[3][5]
                           ; 2
; balance_database[1][4]
```

```
; balance_database[2][4]
                                 ; 2
                                 ; 2
; balance_database[3][4]
; balance_database[1][8]
                                ; 2
; balance_database[2][8]
                                ; 2
; balance_database[3][8]
; Total number of inverted registers = 18 ;
; Multiplexer Restructuring Statistics (Restructuring Performed)
+-----
 -----
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if
Restructured; Registered; Example Multiplexer Output;
+-----
; 4:1
                ; 3 bits
                         ; 6 LEs
                                                        ; 0 LEs
          ; Yes
                    ; |atm|Acc_valid
                ; 46 bits ; 138 LEs
                                      ; 0 LEs
; 5:1
                                                        ; 138 LEs
                    ; |atm|balance_database[2][3] ;
          ; Yes
                        ; 112 LEs
                ; 16 bits
                                      ; 80 LEs
                                                        ; 32 LEs
; 11:1
                    ; |atm|balance[5]~reg0
          ; Yes
; 9:1
                                      ; 0 LEs
                        ; 84 LEs
                                                        ; 84 LEs
                ; 14 bits
          ; Yes
                   ; |atm|amount[2]
; 14:1
                                      ; 4 LEs
                ; 2 bits
                        ; 18 LEs
                                                        ; 14 LEs
                    ; |atm|count[3][1]
          ; Yes
                        ; 18 LEs
; 14:1
                ; 2 bits
                                      ; 4 LEs
                                                        ; 14 LEs
                    ; |atm|count[2][1]
          ; Yes
                                      ; 4 LEs
; 14:1
                ; 2 bits
                         ; 18 LEs
                                                        ; 14 LEs
                    ; |atm|count[1][1]
          ; Yes
                                      ; 4 LEs
; 14:1
                ; 2 bits
                         ; 18 LEs
                                                        ; 14 LEs
                    ; |atm|count[0][1]
          ; Yes
                        ; 54 LEs
                                      ; 18 LEs
; 5:1
                ; 18 bits
                                                        ; 36 LEs
                    ; |atm|balance database[3][8] ;
          ; Yes
                        ; 38 LEs
                ; 19 bits
; 4:1
                                      ; 38 LEs
                                                        ; 0 LEs
          ; No
                    ; |atm|Mux5
                                      ; 90 LEs
                ; 10 bits
                        ; 210 LEs
; 32:1
                                                        ; 120 LEs
          ; No
                    ; |atm|Selector3
+----+
; Parameter Settings for User Entity Instance: Clock_divider:clk_div ;
+-----
; Parameter Name ; Value
                                     ; Type
+----+
```

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".

```
+----+
; Post-Synthesis Netlist Statistics for Top Partition ;
                 ; Count
+----+
; arriav_ff ; 199
                ; 10
  CLR
                ; 26
   ENA
;
  ENA CLR
ENA CLR SCLR
ENA SCLR
                ; 26
                ; 72
                ; 13
   ENA SLD
                ; 46
                 ; 6
; arriav_lcell_comb ; 419
                 ; 105
   arith
       0 data inputs ; 1
       1 data inputs; 78
       5 data inputs; 26
  extend
       7 data inputs; 1
  normal ; 313
      2 data inputs ; 14
       3 data inputs; 100
      4 data inputs; 68
       5 data inputs; 58
       6 data inputs; 73
                ; 1
; arriav_mac
; boundary_port
                ; 34
; Max LUT depth ; 6.00
; Average LUT depth ; 3.97
```

```
; Elapsed Time Per Partition ;
+-----+
; Partition Name ; Elapsed Time ;
+----+
; Top ; 00:00:01 ;
+-----+
```

```
; Analysis & Synthesis Messages :
Info: Running Ouartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Fri Jul 14 19:15:46 2023
Info: Command: quartus map --read settings files=on --write settings files=off atm
Warning (18236): Number of processors has not been specified which may cause
overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS
in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors
detected
Info (12021): Found 1 design units, including 1 entities, in source file atm.v
    Info (12023): Found entity 1: atm File: D:/INTEL UNNATI/Atm mini/atm.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file atm tb.v
    Info (12023): Found entity 1: atm_tb File: D:/INTEL UNNATI/Atm_mini/atm_tb.v
Info (12021): Found 1 design units, including 1 entities, in source file
clock divider.v
    Info (12023): Found entity 1: Clock divider File: D:/INTEL
UNNATI/Atm mini/Clock divider.v Line: 1
Info (12127): Elaborating entity "atm" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at atm.v(49): object
"statement success" assigned a value but never read File: D:/INTEL
UNNATI/Atm mini/atm.v Line: 49
Info (10648): Verilog HDL Display System Task info at atm.v(77): Welcome to the ATM
File: D:/INTEL UNNATI/Atm mini/atm.v Line: 77
Warning (10230): Verilog HDL assignment warning at atm.v(201): truncated value with
size 32 to match size of target (2) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 201
Warning (10230): Verilog HDL assignment warning at atm.v(249): truncated value with
size 32 to match size of target (2) File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 249
Warning (10230): Verilog HDL assignment warning at atm.v(283): truncated value with
size 32 to match size of target (2) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 283
Warning (10230): Verilog HDL assignment warning at atm.v(316): truncated value with
size 32 to match size of target (2) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 316
Warning (10230): Verilog HDL assignment warning at atm.v(356): truncated value with
size 32 to match size of target (16) File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 356
Warning (10230): Verilog HDL assignment warning at atm.v(394): truncated value with
size 32 to match size of target (3) File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 394
Warning (10230): Verilog HDL assignment warning at atm.v(420): truncated value with
size 32 to match size of target (16) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 420
Warning (10230): Verilog HDL assignment warning at atm.v(457): truncated value with
size 32 to match size of target (3) File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 457
Warning (10230): Verilog HDL assignment warning at atm.v(505): truncated value with
size 32 to match size of target (24) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 505
Warning (10230): Verilog HDL assignment warning at atm.v(514): truncated value with
size 32 to match size of target (24) File: D:/INTEL UNNATI/Atm mini/atm.v Line: 514
Warning (10230): Verilog HDL assignment warning at atm.v(523): truncated value with
```

```
size 32 to match size of target (24) File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 523
Warning (10030): Net "pin_database.data_a" at atm.v(40) has no driver or initial
value, using a default initial value '0' File: D:/INTEL UNNATI/Atm_mini/atm.v Line:
Warning (10030): Net "pin database.waddr a" at atm.v(40) has no driver or initial
value, using a default initial value '0' File: D:/INTEL UNNATI/Atm mini/atm.v Line:
40
Warning (10030): Net "pin_database.we_a" at atm.v(40) has no driver or initial
value, using a default initial value '0' File: D:/INTEL UNNATI/Atm_mini/atm.v Line:
40
Info (12128): Elaborating entity "Clock_divider" for hierarchy
"Clock divider:clk div" File: D:/INTEL UNNATI/Atm mini/atm.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at Clock divider.v(6): object
"clock out" assigned a value but never read File: D:/INTEL
UNNATI/Atm mini/Clock divider.v Line: 6
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "pin_database" is uninferred due to inappropriate RAM
size File: D:/INTEL UNNATI/Atm_mini/atm.v Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/INTEL
UNNATI/Atm mini/output files/atm.map.smsg
Info (16010): Generating hard block partition "hard block:auto generated inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0
LCELL
Info (21057): Implemented 477 device resources after synthesis - the final resource
count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 442 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4893 megabytes
    Info: Processing ended: Fri Jul 14 19:15:55 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10
; Analysis & Synthesis Suppressed Messages ;
+----+
The suppressed messages can be found in D:/INTEL UNNATI/Atm_mini/atm.map.smsg.
```