



^{© 2004} Pearson Education, Inc. M. Morris Mano & Charles R. Kime




CS	RS1	RS0	Register selected
0	X	X	None: data bus in high-impedance state
1	0	0	Port A register
1	0	1	Port B register
1	1	0	Control register
_1	1	1	Status register


^{© 2004} Pearson Education, Inc.


M. Morris Mano & Charles R. Kime





(b) Source-initiated transfer













SYNC	PID	P	acket Specific Da	ta	CRC	ЕОР
		(a)	General packet fo	ormat		
SYNC 8 bits	Type 4 bits 1001	Check 4 bits 0110	Device Address 7 bits	Endpoint Address 4 bits	CRC	ЕОР
			(b) Output packe	t		
SYNC 8 bits	Type 4 bits 1100	Check 4 bits 0011	Data (Up to 1024		CRC	ЕОР


(c) Data packet (Data0 type)


SYNC Type Ch 8 bits 4 bits 4 bits 0100 100
--

(d) Handshake packet (Acknowledge type)











^{© 2004} Pearson Education, Inc. M. Morris Mano & Charles R. Kime



M. Morris Mano & Charles R. Kime



^{© 2004} Pearson Education, Inc. M. Morris Mano & Charles R. Kime

