|  |  |
| --- | --- |
|  | School of Engineering |

|  |  |  |
| --- | --- | --- |
| **ENG 312** |  | **FALL 2019** |

**Processor Design Project 2 Behavior**

**Date: November 27th, 2020**

**Jeffrey Blanda, Alex Bolen**

**Instructor: Dr. Hernandez**

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Instructions | | | | | |
| Name | Flags | OpCode  [31:21] | Rm  [20:16] | Rn  [9:5] | Rd  [4:0] |
| LDUR | X11110000 | 00000000001 | XXXXX | Read Memory Address from This Register | Store value from memory into this register |
| STUR | 11X001000 | 00000000010 | XXXXX | Adds the contents of this register to the full instruction to get the destination memory address | Store the value in this register |
| ADD | 000100010 | 10001011000 | Register with value 2 | Register with value 1 | Register data is stored |
| SUB | 000100010 | 11001011000 | Register with value 2 | Register with value 1 | Register data is stored |
| AND | 000100010 | 10001010000 | Register with value 2 | Register with value 1 | Register data is stored |
| ORR | 000100010 | 10101010000 | Register with value 2 | Register with value 1 | Register data is stored |
| CBZ | 10X000101 | 00000000011 | XXXXX | XXXXX | Value to compare |
| B | 000000010 | 00000000100 | XXXXX | XXXXX | XXXXX |