

86 & 808

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO® **CHART**

N Jump if not below nor equal - unsigned N Jump if no carry - If CF=0 N Jump if not equal - If ZF=0 N Jump if not greater - signed

	Hex to Instruction Conversion																
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	
0	ADD X8 byte	ADD X9 word	ADD 8X byte	ADD 9X word	ADD AL,i	ADD AX,ii	PUSH ES	POP ES	OR X8 byte	OR X9 word	OR 8X byte	OR 9X word	OR AL,i	OR AX,ii	PUSH CS	POP CS	0
1	ADC X8 byte	ADC X9 word	ADC 8X byte	ADC 9X word	ADC AL,i	ADC AX,ii	PUSH SS	POP SS	SBB X8 byte	SBB X9 word	SBB 8X byte	SBB 9X word	SBB AL,i	SBB AX,ii	PUSH DS	POP DS	1
2	AND X8 byte	AND X9 word	AND 8X byte	AND 9X word	AND AL,i	AND AX,ii	SEG =ES	DAA	SUB X8 byte	SUB X9 word	SUB 8X byte	SUB 9X word	SUB AL,i	SUB AX,ii	SEG =CS	DAS	2
3	XOR X8 byte	XOR X9 word	XOR 8X byte	XOR 9X word	XOR AL,i	XOR AX,ii	SEG =SS	AAA	CMP X8 byte	CMP X9 word	CMP 8X byte	CMP 9X word	CMP AL,i	CMP AX,ii	SEG =DS	AAS	3
4	INC AX	INC CX	DX	INC BX	INC SP	INC BP	INC SI	INC DI	DEC AX	CX	DEC DX	DEC BX	DEC SP	DEC BP	DEC SI	DEC DI	4
5	PUSH AX	PUSH CX	PUSH DX	PUSH BX	PUSH SP	PUSH BP	PUSH SI	PUSH DI	POP AX	POP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP DI	5
6																	6
7	JO	JNO	JC/JB JNAE	JNC/JNB JAE	JE JZ	JNE JNZ	JBE JNA	JNBE JA	JS	JNS	JP JPE	JNP JPO	JL JNGE	JNL JGE	JLE JNG	JNLE JG	7
8	AX	BX	AX	CX	TEST 8X byte	TEST 9X word	XCHG 8X byte	word	MOV X8 byte	MOV X9 word	MOV 8X byte	MOV 9X word	MOV XL	LEA 9X rr,m	MOV MX	POP OX	8
9	NOP	XCHG AX,CX	XCHG AX,DX	XCHG AX,BX	XCHG AX,SP	XCHG AX,BP	XCHG AX,SI	XCHG AX,DI	CBW	CWD	CALL aaaa	WAIT	PUSHF	POPF	SAHF	LAHF	9
Α	MOV AL,aa	MOV AX,aa	MOV aa,AL	MOV aa,AX	MOVS byte	MOVS word	CMPS byte	CMPS word	TEST AL,i	TEST AX,ii	STOS byte	STOS word	LODS byte	LODS word	SCAS byte	SCAS word	Α
В	MOV AL,i	MOV CL,i	MOV DL,i	MOV BL,i	MOV AH,i	MOV CH,i	MOV DH,i	MOV BH,i	MOV AX,ii	MOV CX,ii	MOV DX,ii	MOV BX,ii	MOV SP,ii	MOV BP,ii	MOV SI,ii	MOV DI,ii	В
C			RET ii near	RET	LES 9X rr,dw	LDS 9X rr,dw	MOV 0X x,i	MOV 0X xx,ii			RET ii far	RET far	INT 3	INT i	INTO	IRET	С
D	DX	EX	FX	GX	AAM (D4,0A)	AAD (D5,0A)		XLAT	ESC 0	ESC 1	ESC 2	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7	D
E	LOOPNZ LOOPNE	LOOPZ LOOPE	LOOP	JCXZ	IN AL,i	IN AX,i	OUT i,AL	OUT i,AX	CALL dd	JMP dd	JMP aaaa	JMP d	IN AL,DX	IN AX,DX	OUT DX,AL	OUT DX,AX	E
F	LOCK		REPNE REPNZ	REP REPE REPZ	HLT	CMC	HX	IX	CLC	STC	CLI	STI	CLD	STD	JX	кх	F
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	'

Miscellaneous Notes

COMPATIBILITY: The 8086 and 8088 are 100% compatible in machine and assembly languages.

SEGMENTS: Memory segments are 64K byte sections of the full megapyte space. Four segments are over the securities of the full megapyte space. Four segments are assigned to code, stack, data, and extra data. Their physical location is given by their respective registers (CS, SS, DS, ES) times 16. Locations within a segment are specified by a 16-bit offset (or logical) address relative to the beginning of the segment.

ALIGNMENT: On both processors, words can start at even or odd addresses. However, on the 8086, each load or store of an odd aligned word adds 4 cycles to execution time. 8086 programs should at least align the

DESTINATION (,) SOUCE: Instructions that take data from some "source" and put a result at some "destination" are written in the form: MNEMONIC DESTINATION, SOURCE

BYTE ORDER: Two byte and two word values, displacements, and addresses in code, stack, jump-table, and data areas are stored with Least significant half at Lower address.

RELATIVE JUMPS: The destination address of a relative jump is the sum of the signed displacement and the address of the first byte of the next instruction. STRING POINTERS: For string operations, while SI points into the DATA segment, note that DI points into the EXTRA segment.

BP FOR STACK: When register BP is specified in an instruction, the variable is assumed to reside in the

RESERVED PORTS: Ports 00F8H thru 00FFH of the 64K I/O locations are reserved for Intel products.

64K I/O locations are reserved for Intel products.

INTERRUPT NOTES: When a segment register and another value must be updated together without the possibility of an intervening interrupt (e.g. SS and SP), the segment register should be changed first and followed immediately by the instruction that updates the other value. (Interrupts are not recognized immediately after a move to segment register, POP segment register, or prefix instruction). Interrupts are accepted and handled properly during repeated string operations provided additional prefixes are not used (and assuming there are no algorithmic conflicts with (and assuming there are no algorithmic conflicts with string data). The NMI and INTR interrupt lines are respectively edge and level triggered.

RESET: A hardware Reset sets CS=FFFF, DS=SS=ES=0000, FLAGS=0, and starts executing code at location FFFF0.

ROTATES AND SHIFTS: All single-bit rotates and shifts set OF=1 if the MSB (sign bit) is changed by the operation. If the sign bit retains its original value, OF is cleared. OF is undefined after multi-bit operations.

PARITY FLAG: The parity flag reflects the parity of only the low order 8 bits of results. (Flag is set if even number of one-bits, cleared if odd.)

BCD TERMS: Packed BCD and Unpacked BCD have respectively two and one binary coded decimal digits per byte. Unpacked BCD + 30H yields ASCII.

LOGICAL INSTRUCTIONS: AND, OR, TEST, and XOR instructions clear the OF and CF flags.

SEGMENT OVERRIDE EXCEPTIONS: A segment override prefix can be attached to instructions (placed just before the opcode byte) to cause data to be accessed at any of the three alternatives to the default segment except for: stack operations; string destinations; and instruction fetches.

DERIVATION: This card is based on Intel publications.

About the Tables

FLAG CODES TABLE: In the FLAG CODES table, 'U' indicates that the flag becomes undefined. Otherwise the listed flag is affected according to the operation.

INSTRUCTION DESCRIPTION TABLE: The single letter columns corresponds to the leftmost column of the FLAG CODES table

HEX COLUMN OF INSTRUCTION SET: Non-HEX values for the second byte refer to sections of the

SECOND BYTE TABLE (see below). Following the listed opcode byte(s) go an immediate displacement or address if applicable and finally immediate data if applicable

'C' COLUMN OF INSTRUCTION SET: These codes refer to the CYCLE CODES table

CYCLE CODES TABLE: Listed numbers are instruction execution times in CPU cycles. When 8086 and 8088 times differ, the 8086 time is given first and the 8088 is given on the next line. A "+' terminator indicates to add calculation time for the effective Indicates to add calculation time for the elective address per section 'T' of the SECOND BYTE TABLE For the 8086, the number in parenthesis applies wher word data is at an odd address. 8086 times assume the stack at an even address. A '-' indicates a min to max range. X:Y are times for FAILURE:SUCCESS. Note that several factors can increase execution time over the figures shown. A series of fast executing instructions can drain the instruction queue and increase execution time; and instruction prefetch can conflict with memory data access also increasing execution time. The actual time for a code sequence is claimed to typically be within 5-10% of the theoretical time although in special cases it can be much more. For the 8086, instruction alignment can affect speed in some cases but usually not substantially.

SECOND BYTE TABLE: This table allows conversion to and from hex of the second byte (excluding prefixes) of an instruction. The table is referred to by other parts of this card in such forms as X9, 9X, X0, MX, KX, etc. X9, for example, directs you to find the first operand of example, directs you to find the first operand of the instruction being converted in section X, and the second operand in section 9. (Section 9 is located below number matrix). Osends you to X for the ONLY operand and accross to section 0 for the machine code. For disassembly, first find the machine code in the number matrix and determine the instruction from the associated points in the indicated sections. When assembling, make sure register values are taken from the bottom part of section X while register pointers are taken from the buttom the upper parts.

HEX TO INSTRUCTION TABLE: To convert from hex to an instruction, scan down for the first digit (MSD) and across for the second. Two-character codes (upper case) in the table refer to sections of the codes (upper case) in the table refer to sections of the SECOND BYTE TABLE but only when they appear on the first of the two lines of an entry. On the second line, two-character codes refer to registers.

byte register

word register immediate byte value

immediate word value

immediate signed byte displacement immediate signed word displacement

immediate two byte address (offset from segment start) (address can be of byte or

immediate four byte address (2 byte offset

followed by 2 byte segment address/16) memory byte specified by memory pointers of section X of SECOND BYTE TABLE

memory word specified by memory pointers of section X of SECOND BYTE TABLE. (With CALL or JMP instructions memory has 2 byte offset from segment start of point

has 2 byte offset from segment start of point to go to.) reg or mem byte reg or mem word segment register memory double-word specified by memory pointers of section X of SECOND BYTE TABLE. (With CALL or JMP instructions memory has 2 byte offset from segments start followed by 2 byte segment address/16 of point to go to.) within segment another segment data in mem

Where 'byte' or 'word' is listed, the assembler may require a dummy reference to labels.

Instruction Description

Flag Codes = A C OU PU SU ZU = AU CU OU P S Z = A C O P S Z = AU C O P S Z

EVERY FLAG NO OTHERS

= A O P S Z = C O

= A C P S Z = AU CU OU PU SU ZU = AU C O PU SU ZU = A C OU P S Z

N = NONE

Flags

Aux carry flag

Carry flag D =

Direction flag Interrupt enable

0 = Overflow flag

= Parity flag

= Sign flag

Trap flag

Z = Zero flag

AX	AH	AL
AX BX CX DX	BH	BL
CX	CH	CL
DX	DH	DL

Registers

SP	STACK POINTER
BP	BASE POINTER
SI	SOURCE INDEX
DI	DESTINATION INDEX

IP INSTRUCTION PNTR
F ---- O D I T S Z - A - P - C

CS	CODE SEGMENT
DS	DATA SEGMENT
SS	STACK SEGMENT
ES	EXTRA SEGMENT

Author: James D. Lewis Micro Logic Corp (©1984) SVG version by RetroParla (2024)



All mnemonics copyright intel Corporation 1978

A ASCII adjust for add - Restores AL to unpacked BCD after addition of unpacked

BCD number (byte add only).

B ASCII adjust for division - Modifies AL ASCII adjust for division - Modifies AL before dividing unpacked BCD numbers so that result will be unpacked BCD (div by byte only) (AL=AH*OAH+AL;AH=0) AAD followed by DIV only produces unpacked BCD quotients between 0-9. Quotients above 9 will be in normal binary. For unpacked BCD quotients between 00-99 use: AAD; DIV; MOV REM.AH; AAM

use: AAD; DIV; MOV HEM,AH; AAM

B ASCII adjust for multiplication - Restores
AH and AL to unpacked BCD after
multiplication of unpacked BCD numbers
(byte mul only)

A ASCII adjust for subtraction - Restores AL
to unpacked BCD after subtraction of AAM

AAS

unpacked BCD number (byte sub only)
Add with carry

AAA

AAD

ADC

ADD AND

CALL

CLC CLD CLI

C Add with carry
C Add
D Logical AND (clears CF, OF)
N Call procedure (pushes return addr)
N Convert byte to word - Extends sign bit of
AL throughout AH
F Clear carry flag
F Clear direction flag - Prepares for auto
increment of SI and DI during string-op
F Clear interrupt-enable flag - disables
interrupts (except NMI and software
interrupts)

CMP

interrupts (except rvivil und 2.5 interrupts)

F Complement carry flag

C Compare destination with source - JG, for example, will jump if destination is greater CMPS

C Compare string - Compares bytes or words pointed to by DI and SI and updates DI and SI by 1 or 2 accordingly - JG, for example will jump if destination is greater than source

CWD N Convert word to double-word - Extends sign

bit of AX throughout DX Decimal adjust for addition - Restores AL to DAA M Decir packed BCD after addition of packed BCD number (byte add only)

M Decimal adjust for subtraction - Restores AL to packed BCD after subtraction of DAS

packed BCD number (byte sub only)
G Decrement by one DEC

K Divide unsigned - (AL = AX / source; AH = rem) or (AX = DX:AX / source: DX = rem) Type 0 interrupt if div by 0 or quotient too

large
N Escape - for instructions to coprocessor
N Halt and wait for interrupt ESC HALT

IDIV IMUL

Hait and wait for interrupt
Divide signed - see DIV
Multiply signed - (AX = AL * source) or
(DX:AX = AX * source) CF and OF are set
when upper half of result has significant

IN

INC INT INTO

IRET

bits.

N Input from port
G Increment by one
I Interrupt - Activates 1 of 256 interrupt
routines by software (clears IF, TF) (As with
hardware int, flags are saved on stack)
N Interrupt in overflow - If OF=1 then INT 4
(clears IF, TF if successful)
E Interrupt return - Returns from interrupt
procedure whether activated by hardware
or software (flags are restored from stack)
N Jump if above unsigned
N Jump if above or equal - unsigned
N Jump if above or equal - unsigned JA JAE

JB JBE N Jump if below - unsigned N Jump if below or equal - unsigned

N Jump if below or equal - unsigned
N Jump if carry - If CF=1
N Jump if CX register zero
N Jump if equal - If ZF=1
N Jump if greater - signed
N Jump if greater or equal - signed
N Jump if greater signed JC JCXZ JE JG

JGE JLE JMP N Jump if less or equal - signed N Jump unconditionally

 N Jump if not above - unsigned
 N Jump if not above nor equal - unsigned JNA JNAE

N Jump if not below - unsigned

N Jump if not greater nor equal - signed
N Jump if not less - signed
N Jump if not less nor equal - signed JNL N Jump if not less - signed
N Jump if not less nor equal - signed
N Jump if no overflow - If OF=0
N Jump if not parily - If PF=0
N Jump if not sign - If SF=0
N Jump if not sign - If SF=0
N Jump if not resonable signed in Jump if overflow - If OF=1
N Jump if overflow - If OF=1
N Jump if aprily even - If PF=1
N Jump if parily even - If PF=0
N Jump if sign - If SF=1
N Jump if zero - If ZF=1
N Jump if zero - If ZF=1
N Jump if zero - If ZF=1
N Jump if sign - If SF=1
N Jump if sign - If SF=1
N Jump if zero - If ZF=1
N Jum JNLE JNO JNP JNS JNZ JO JP JPE JPO JS JZ LAHF LDS

JNBE

LFA

LOCK N Lock bus - A prefix causing CPU to asser LOCK signal during execution of prefixed instruction

LODS N Load string - Loads byte or word pointed to by SI into AL or AX and updates SI by 1 or 2 accordingly
LOOP N Loop - Decrement CX by one and jump if

CX not zero

LOOPE N Loop while equal - Decrement CX and jump if CX not zero
LOOPE N Loop while equal - Decrement CX and jump if CX not zero and ZF=1
LOOPNEN Loop while not equal - Same as LOOPNZ
LOOPNEN Loop while not zero - Decrement CX and jump if CX not zero and ZF=0
LOOPNEN Loop while zero - Same as LOOPE
MOVS N Move- Moves to destination from source
MOVS N Move string - Moves byte or word pointed to by SI to location pointed to by DI and updates pointers by 1 or 2 accordingly
MOVSB N Move string word - See MOVS
MOVSW N Move string word - See MOVS
MUL L Multiply unsigned - See IMUL
NEG C Negate - two's complement (multiply by -1)
NO N No operation

N No operation
N Logical NOT - one's complement
D Logical OR (clears CF, OF) NOP NOT

N Output to port N Pop word from stack - SP increases after

POPF PUSH E Pop flags from stack
N Push word onto stack - SP decreases first PUSHF

N Push word onto stack - SP decreases first
N Push flags onto stack
H Rotate thru carry left - by 1 or by CL
H Rotate thru carry left - by 1 or by CL
N Repeat prefix - See below
N Return from procedure - Not for use with
interrupt procedures - Optional pop-value
(usually even #) is added to SP to dump
passed parameters
H Rotate left - by 1 or by CL - CF = LSB of
result

ROL

ROR

result
H Rotate right - by 1 or by CL - CF = MSB of result
J Store AH into low byte of flags
D Shift arithmetic left - zero fill - by 1 or by CL
- CF = last bit shifted out
D Shift arithmetic right - sign extension - by 1
or by CL - CF = last bit shifted out - note that negative numbers are rounded differently from IDIV by 2 m IDIV by 2

C Subtract with borrow - destination minus

source C Scan string - Compares AL or AX with byte SCAS or word pointed to by DI and updates DI by 1 or 2 accordingly - JG, for example, will jump if AL or AX is greater than string

SHL SHR

SBB

Jumpi I AL or AX is greater than string element.

D Shift logical left - Same as SAL

Shift logical right - zero fill - by 1 or by CL - CF = last bit shifted out

F Set carry flag

F Set direction flag - Prepares for auto decrement of SI and DI during string-op

F Set interrupt-enable flag - enables interrupts after next instruction

N Store string - Stores AL or AX into location pointed to by DI and updates DI by 1 or 2 accordingly

C Subtract - destination minus source

D Test by logical AND - affects only flags (also clears CF, OF)

N CPU enters WAIT state

CPU enters WAIT state

XCHG N Exchange - switches contents of destination and source N Translate - Replaces Al. with a byte from a XI AT table pointed to by BX. AL initially gives the position in the table. The first element is at

position 0. D Logical Exclusive-OR - Differing bits yield one - Like bits yield zero (clears CF, OF) XOR

REPEAT INSTRUCTIONS

Repeats LODS CX times (1) - N4 cycles for bytes, P4 for words Repeats MOVS CX times (1) - F4 cycles for bytes, G4 for words Repeats STOS CX times (1) - H4 cycles for bytes, I4 for words REP LODS REP MOVS REP STOS for bytes, 14 for words
Repeats CMPS until strings mismatch
but not more than CX times (1) - J4
cycles for bytes, K4 for words
Repeats SCAS until AL or AX REPE CMPS

REPE SCAS mismatches string but not more than CX times (1) - L4 cycles for bytes, M4

for words Repeats CMPS until strings match but REPNE CMPS REPNE SCAS

Repeats CMPS until strings match but not more than CX times (1) - 14 cycles for bytes, K4 for words Repeats SCAS until AL or AX matches string but not more than CX times (1) - L4 cycles for bytes, M4 for words Same as REPNE SCAS Same as REPNE CMPS Same as REPS CMPS Same as REPS CMPS Same as REPS CMPS Same as REPS CMPS

CX is decremented each time. DI (and SI) end up pointing one position past end of string(s) or past first point of match/mismatch. ZF does not have to be setup before using these instructions

HACKENSACK, NJ

86 & 8088

MICRO **CHART**

28 30 38

69

6A 6B

6C 6D 6E 6F

E8 E9 F0 F1

EA EB EC

ED EE

AH CH DH Ν

3A 3B 3C 3D 3E 3F 79 7A 7B 7C 7D 7E 7F B8

B9 BA BB BC BD BE BF

F8 F9 FA FB FC FD FE FF

DI

М

70

B6 B7

F2 F3 F4 F5 F6 F7

SAR SAR

×,CL

× Sa □ ka ×

SUB xx,i X XX. G

۵

ш

×

× M/ × <u>}</u>

SHR X,CL

Second Byte Table

51 52 53

91 92 93 94 95 96 97 D0 D1 99 9A 9B 9C 9D 9E 9F A1 A2 A3 A4 A5 A6 A7 E0 E1 A9 AB AC AD AE AF B1 B2 B3 B4 B5

D2 D3 D4 D5 D6 D7 DA DB DC DD DE DF E2 E3 E4 E5 E6 E7

DL

DX DX SS CX

ВХ

DS

M × N × N

ROL X;CL RCL X;CL X;CL X;CL X;CL SHL/SAL X;CL SHR

ROL XX,CL ROR XX,CL RCL XX,CL RCR XX,CL RCR XX,CL

ROL xx ROR xx RCL xx RCR xx RCR xx SML/SAL

RS × RS

xx,i OR XX,i XX,i XX,i XX,i XX,i XX,i

19 21 29 31 39

1A 1B 1C 1D 1E 1F 22 23 24 25 26 2A 2B 2C 2D 2E 2F 32 33 34 35 36

59

5A 5B

5E 5F 98

D8 D9

0 1 2 3

00 08 10 18

02 03 04

86 87 C0 C1 C2 C3 C4 C5 C6 C7

ES

SEC

09

0A 0B

0D

0E 0F 40 48

49

4A 4B

4C 4D 54 55 56 57 5C 5D

4E 4F 88

8D 8E 8F

C8 C9 CA CB CC CD CE CF

(BX+SI)

(BX+DI)

(BP+SI) (BP+DI)

(dd) (BX) (BX+SI+d)

(BX+DI+d) (BP+SI+d) (BP+DI+d)

(BX+DI+dd)

(BP+SI+dd) (BP+DI+dd) (SI+dd) (BP+dd) (BX+dd) (BX+dd)

CX or CL DX or DL BX or BL SP or AH

SI or DH A DI or BH

D A T BP or CH

(SI+d)

(DI+d) (BP+d) (BX+d) (BX+SI+dd)

(SI)

(DI)

MICROPROCESSOR INSTANT REFERENCE CARD

D4 E4

G4

. 20-143+ 154-172(158-176)+ 158-176+ 128-143-

20(28)+4N+

9+17N 9+17(25)N

9+25N 9+10N 9+10(14)N 9+14N 9+22N 9+22(30)N 9+30N

9+15N 9+15(19)N

9+19N 9+13N 9+13(17)N 9+17N

28+4N+ F4

9+25N

Ins	truct	ion S	et	ESC ESC	5,mm 6,mm	DD,XN DE,XN		MOV MOV	sr,rr sr,mm	8E,MX 8E,MX	P1 G3	SAL SAL	r,1 m,1	D0,X4 D0,X4	P1 V1
INST	ADDR none	HEX 37	С	ESC	7,mm	DF,XN	B2	MOV MOV	rr,sr mm,sr	8C,XL 8C,XL	P1 H1	SAL SAL	rr,1 mm,1	D1,X4 D1,X4	P1 W1
AAA AAD AAM	none	37 D5,0A D4,0A	M2 B1 C1	HLT	none	F4	P1	MOVS	byte	A4	НЗ	SAL SAL	r,CL m,CL	D2,X4 D2,X4	S3 T3
AAS	none	3F	M2	IDIV	r m	F6,X7 F6,X7	C2 D2	MOVS MOVSE		A5 A4	I3 H3	SAL SAL	rr,CL mm,CL	D3,X4 D3,X4	S3 E4
ADC ADC	r,r m,r	10,X8 10,X8	D1 E1	IDIV IDIV	rr mm	F7,X7 F7,X7	E2 A4	MOVSV MUL	v none r	A5 F6.X4	J3	SAR SAR	r,1 m,1	D0,X7 D0,X7	P1 V1
ADC ADC	rr,rr mm,rr	11,X9 11,X9	D1 F1	IMUL IMUL	r m	F6,X5 F6,X5	G2 H2	MUL MUL	m rr	F6,X4 F7,X4	K3 L3	SAR	rr,1 mm.1	D1,X7 D1,X7	P1 W1
ADC ADC ADC	r,m rr,mm r,i	12,8X 13,9X 80,X2	G1 H1	IMUL IMUL	rr mm	F7,X5 F7,X5	I2 B4	MUL	mm	F7,X4	C4	SAR SAR	r,CL m,CL	D2,X7 D2,X7	S3 T3
ADC ADC	m,i rr,ii	80,X2 80,X2 81,X2	A1 I1 A1	IN	AL,i	E4	K2	NEG NEG	r m	F6,X3 F6,X3	D1 E1	SAR SAR	rr,CL mm,CL	D3,X7 D3,X7	S3 E4
ADC ADC	mm,ii rr,i	81,X2 83,X2	J1 A1	IN IN IN	AX,i AL,DX AX,DX	E5 EC ED	L2 M2 N2	NEG NEG	rr mm	F7,X3 F7,X3	D1 F1	SBB SBB	r,r m,r	18,X8 18,X8	D1 E1
ADC ADC	mm,i AL,i AX,ii	83,X2 14	J1 A1	INC	m	FE,X0	V1	NOP	none	90	D1	SBB SBB	rr,rr mm,rr	19,X9 19,X9	D1 F1
ADC ADD	r,r	15 00,X8	A1 D1	INC	mm AL	FF,X0 FE,C0	W1 D1	NOT NOT	r m	F6,X2 F6,X2	D1 E1	SBB SBB	r,m rr,mm	1A,8X 1B,9X	G1 H1
ADD ADD	m,r rr,rr	00,X8 01,X9	E1 D1	INC INC INC	CL DL BL	FE,C1 FE,C2 FE,C3	D1 D1 D1	NOT NOT	rr mm	F7,X2 F7,X2	D1 F1	SBB SBB SBB	r,i m,i rr,ii	80,X3 80,X3 81,X3	A1 I1 A1
ADD ADD ADD	mm,rr r,m rr,mm	01,X9 02,8X 03,9X	F1 G1	INC INC	AH CH	FE,C4 FE,C5	D1 D1	OR OR	r,r m,r	08,X8 08,X8	D1 E1	SBB SBB	mm,ii rr,i	81,X3 83,X3	J1 A1
ADD ADD	r,i m,i	80,X0 80,X0	H1 A1 I1	INC	DH BH	FE,C6 FE,C7	D1 D1	OR OR	rr,rr mm,rr	09,X9 09,X9	D1 F1	SBB SBB	mm,i AL,i	83,X3 1C	J1 A1
ADD ADD	rr,ii mm,ii	81,X0 81,X0	A1 J1	INC INC INC	AX CX DX	40 41 42	D1 D1 D1	OR OR OR	r,m rr,mm r,i	0A,8X 0B,9X 80,X1	G1 H1 A1	SBB	AX,ii byte	1D AE	A1 U2
ADD ADD ADD	rr,i mm,i AL,i	83,X0 83,X0 04	A1 J1 A1	INC INC	BX SP	43 44	D1 D1	OR OR	m,i rr,ii	80,X1 81,X1	I1 A1	SCAS SEG	word	AF	Z3 P1
ADD	AX,ii	05	A1	INC INC INC	BP SI DI	45 46 47	D1 D1 D1	OR OR OR	mm,ii AL,i AX,ii	81,X1 0C 0D	J1 A1 A1	CS: DS: ES:	prfx prfx prfx	2E 3E 26	P1 P1 P1
AND AND	r,r m,r rr,rr	20,X8 20,X8	D1 E1	INT	3	CC	02	OUT	i,AL	E6	K2	SS:	prfx	36	P1
AND AND AND	mm,rr r,m	21,X9 21,X9 22,8X	D1 F1 G1	INT INTO	i none	CE	P2 Q2	OUT	i,AX DX,AL	E7 EE	L2 M2	SHL	r,1 m,1	D0,X4 D0,X4	P1 V1
AND AND	rr,mm r,i	23,9X 80,X4	H1 A1	JA	none d	CF 77	R2 S2	OUT	DX,AX mm	EF 8F,X0	N2 N3	SHL SHL SHL	rr,1 mm,1 r,CL	D1,X4 D1,X4 D2,X4	P1 W1 S3
AND AND AND	m,i rr,ii mm,ii	80,X4 81,X4 81,X4	l1 A1 J1	JAE JB	d d	73 72	S2 S2	POP POP	AX CX	58 59	O3 O3	SHL	m,CL rr,CL	D2,X4 D3,X4	T3 S3
AND AND	AL,i AX,ii	24 25	A1 A1	JBE JC JCXZ	d d d	76 72 E3	S2 S2 T2	POP POP POP	DX BX SP	5A 5B 5C	O3 O3	SHL	mm,CL	D3,X4 D0,X5	E4 P1
CALL	dd	E8	K1	JE JG	d d	74 7F	S2 S2	POP POP	BP SI	5D 5E	O3 O3	SHR	m,1 rr,1	D0,X5 D1,X5	V1 P1
CALL CALL CALL	rr mm aaaa	FF,X2 FF,X2 9A	L1 M1 N1	JGE JL	d d	7D 7C	S2 S2	POP POP	DI ES	5F 07	O3 O3	SHR	mm,1 r,CL	D1,X5 D2,X5	W1 S3
CALL	dw	FF,X3	01	JLE JMP JMP	d d dd	7E EB E9	S2 U2 U2	POP POP POP	CS SS DS	0F 17 1F	O3 O3	SHR SHR SHR	m,CL rr,CL mm,CL	D2,X5 D3,X5 D3,X5	T3 S3 E4
CBW CLC CLD	none none	98 F8 FC	P1 P1 P1	JMP JMP	rr mm	FF,X4 FF,X4	V2 W2	POPF	NONE	9D	03	STC	none	F9	P1
CLI	none none	FA F5	P1 P1	JMP JMP JNA	aaaa dw d	EA FF,X5 76	U2 X2 S2	PUSH PUSH	mm AX	F,X6 50	P3 Q3	STD STI STOS	none none byte	FD FB AA	P1 P1 V2
CMP	r,r m,r	38,X8 38,X8	D1 G1	JNAE JNB	d d	72 73	S2 S2	PUSH PUSH	CX DX	51 52	Q3 Q3	STOS	word	AB	A2
CMP CMP CMP	rr,rr mm,rr	39,X9 39,X9	D1 H1	JNBE	d d	77 73	S2 S2	PUSH	BX SP	53 54	Q3 Q3	SUB	r,r m,r	28,X8 28,X8	D1 E1
CMP CMP	r,m rr,mm	3A,8X 3B,9X	G1 H1	JNE JNG JNGE	d d d	75 7E 7C	S2 S2 S2	PUSH PUSH PUSH	BP SI DI	55 56 57	Q3 Q3 Q3	SUB SUB SUB	rr,rr mm,rr r,m	29,X9 29,X9 2A.8X	D1 F1 G1
CMP CMP CMP	r,i m,i rr,ii	80,X7 80,X7 81,X7	A1 Q1 A1	JNL JNLE	d d	7D 7F	S2 S2	PUSH PUSH	ES CS	06 0E	R3 R3	SUB SUB	rr,mm r,i	2B,9X 80,X5	H1 A1
CMP CMP	mm,ii rr,i	81,X7 83,X7	R1 A1	JNO JNP JNS	d d d	71 7B 79	S2 S2 S2	PUSH PUSH	SS DS	16 1E	R3 R3	SUB SUB SUB	m,i rr,ii mm,ii	80,X5 81,X5 81,X5	l1 A1 J1
CMP CMP CMP	mm,i AL,i AX,ii	83,X7 3C 3D	R1 A1 A1	JNZ JO	d d	75 70	S2 S2	PUSHF	none	9C	R3	SUB SUB	rr,i mm,i	83,X5 83,X5	A1 J1
CMPS	byte	A6	S1	JP JPE JPO	d d d	7A 7A 7B	S2 S2 S2	RCL RCL RCL	r,1 m,1 rr,1	D0,X2 D0,X2 D1,X2	P1 V1 P1	SUB SUB	AL,i AX,ii	2C 2D	A1 A1
CMPS CWD	word none	A7 99	T1 U1	JS JZ	d d	78 74	S2 S2	RCL RCL	mm,1 r,CL	D1,X2 D2,X2	W1 S3	TEST TEST	r,r r,m	84,8X 84,8X	D1 G1
DAA DAS	none none	27 2F	A1 A1	LAHF	none	9F	A1	RCL RCL	m,CL rr,CL	D2,X2 D3,X2	T3 S3	TEST	rr,rr rr,mm	85,9X 85,9X	D1 H1
DEC	m	FE,X1	V1	LDS LEA LES	rr,dw rr,m rr,dw	C5,9X 8D,9X C4,9X	Y2 Z2 Y2	RCL	mm,CL	D3,X2 D0,X3	E4 P1	TEST TEST TEST	r,i m,i rr,ii	F6,X0 F6,X0 F7,X0	U1 F2 U1
DEC DEC DEC	mm AL CL	FF,X1 FE,C8 FE,C9	W1 D1 D1	LOCK LODS	prfx byte	F0 AC	P1 B3	RCR RCR	m,1 rr,1	D0,X3 D1,X3	V1 P1	TEST TEST	mm,ii AL,i	F7,X0 A8	J2 A1
DEC DEC	DL BL	FE,CA FE,CB	D1 D1	LODS LOOP LOOP!	word d = d	AD E2 E1	C3 D3 T2	RCR RCR RCR	mm,1 r,CL m,CL	D1,X3 D2,X3 D2,X3	W1 S3 T3	TEST	AX,ii none	A9 9B	A1 M3
DEC DEC DEC	AH CH DH	FE,CC FE,CD FE,CE	D1 D1 D1	LOOP?	<u>z</u> d Zd	E1 E0	T2 E3	RCR RCR	rr,CL mm,CL	D3,X3 D3,X3	S3 E4	XCHG	r,r	86,8X	A1
DEC DEC	BH AX	FE,CF 48	D1 D1	LOOPN MOV	Ed r,r	E0 88,X8	E3 P1	REP REPE	prfx prfx	F3 F3	P1 P1	XCHG XCHG		86,8X 87,9X 87,9X	l1 A1 J1
DEC DEC DEC	DX BX	49 4A 4B	D1 D1 D1	MOV MOV	m,r rr,rr	88,X8 89,X9	G1 P1	REPZ REPNE	prfx prfx	F3 F2	P1 P1	XCHG XCHG	AX,CX AX,DX	91 92	D1 D1
DEC DEC	SP BP	4C 4D	D1 D1	MOV MOV MOV	mm,rr r,m rr,mm	89,X9 8A,8X 8B,9X	H1 F3 G3	REPNZ RET	prfx	F2 C3	P1 V3	XCHG	AX,BX AX,SP AX,BP	93 94 95	D1 D1 D1
DEC DEC	SI DI	4E 4F	D1 D1	MOV MOV	m,i mm,ii	C6,X0 C7,X0	Q1 R1	RET RET	ii ws as	C2 CB	W3 X3	XCHG	AX,SI AX,DI	96 97	D1 D1
DIV DIV	r m	F6,X6 F6,X6	X1 Y1	MOV MOV	AL,i CL,i	B0 B1	A1 A1	RET	ii as	CA	Y3	XLAT	byte	D7	V2
DIV DIV	rr mm	F7,X6 F7,X6	Z1 D4	MOV MOV MOV	DL,i BL,i AH,i	B2 B3 B4	A1 A1 A1	ROL ROL ROL	r,1 m,1 rr,1	D0,X0 D0,X0 D1,X0	P1 V1 P1	XOR XOR	r,r m,r	30,X8 30,X8	D1 E1
ESC ESC	0,rr 1,rr	D8,XN D9,XN	P1 P1	MOV MOV	CH,i DH,i	B5 B6	A1 A1	ROL ROL	mm,1 r,CL	D1,X0 D2,X0	W1 S3	XOR XOR	rr,rr mm,rr	31,X9 31,X9	D1 F1
ESC ESC	2,rr 3,rr	DA,XN DB,XN	P1 P1	MOV MOV MOV	BH,i AX,ii CX,ii	B7 B8 B9	A1 A1 A1	ROL ROL ROL	m,CL rr,CL mm,CL	D2,X0 D3,X0 D3,X0	T3 S3 E4	XOR XOR XOR	r,m rr,mm r,i	32,8X 33,9X 80,X6	G1 H1 A1
ESC ESC ESC	4,rr 5,rr 6,rr	DC,XN DD,XN DE,XN	P1 P1 P1	MOV MOV	DX,ii BX,ii	BA BB	A1 A1	ROR	r,1	D0,X1	P1	XOR XOR	m,i rr,ii	80,X6 81,X6	I1 A1
ESC ESC	7,rr 0,mm	DF,XN D8,XN	P1 B2	MOV MOV MOV	SP,ii BP,ii SI,ii	BC BD BE	A1 A1 A1	ROR ROR ROR	m,1 rr,1 mm,1	D0,X1 D1,X1 D1,X1	V1 P1 W1	XOR XOR XOR	mm,ii AL,i AX,ii	81,X6 34 35	J1 A1 A1
ESC ESC	1,mm 2,mm 3,mm	D9,XN DA,XN	B2 B2	MOV MOV	DI,ii AL,aa	BF A0	A1 K2	ROR ROR	r,CL m,CL	D2,X1 D2,X1	S3 T3		, 1/1,11		.,1
ESC ESC	4,mm	DB,XN DC,XN	B2 B2	MOV MOV MOV	AX,aa aa,AL aa,AX	A1 A2 A3	L2 K2 L2	ROR ROR	rr,CL mm,CL	D3,X1 D3,X1	S3 E4				

SAHE

A1

Cycle Oddes											
A1	4	A2	11(15)	IA3	unused						
B1	60		15	B3	12						
C1	83	B2	8(12)+	C3	12(16)						
D1	3		12+		16						
E1	16+	C2	101-112	D3	5:17						
F1	16(24)+	D2	107-118	+ E3	5:19						
	24+	E2	165-184	F3	8+						
G1	9+	F2	11+	G3	8(12)+						
H1	9(13)+	G2	80-98		12+						
	13+	H2	86-104+	H3	18						
11	17+	12	128-154	13	18(26)						
J1	17(25)+	J2	11(15)+		26						
	25+		15+	J3	70-77						
K1	19	K2	10	K3	76-83+						
	23	L2	10(14)	L3	118-133						
L1	16		14	M3	4+5N						
	20	M2	8	N3	17(21)+						
M1	21(25)+	N2	8(12)		25+						
	29+		12	О3	8						
N1	28	02	52		12						
	36		72	P3	16(20)+						
01	37(45)+	P2	51		24+						
	53+		71	Q3	11						
P1	2	Q2	4:53		15						
Q1	10+		4:73	R3	10						
R1	10(14)+	R2	32	00	14						
0.4	14+ 22		44	S3	8+4N						
S1 T1		S2 T2	4:16 6:18	T3 U3	20+4N+						
11	22(30) 30	U2		V3	N/A						
U1	5	V2	15 11	V3	16 20						
V1	5 15+	W2	18(22)+	W3	20						
W1	15(23)+	VV2	22+	W	24						
VVI	23+	X2	24(32)+	хз	26						
X1	80-90	^2	32+	7.3	34						
Ŷi	86-96+	Y2	16(24)+	Y3	25						
Ž1	144-162	12	24+	13	33						
21	144-102	Z2	2+	Z3	15(19)						
_					19						
A4	171-190		194)+		.5						
	175-194										
B4	134-160		164)+		Exa						
٠.	138-164										
C4	124-139		143)+	A 64	er reading "Abou						
	128-143	+		All	or reading Abou						

Cycle Codes

Example

After reading "About the Tables", usage of the tables can be verified by assembly and disassembly of:
1) 1406 ADC AL.6.
2) 0901 OR CX.DX
3) 06440708 MOV (SI+7),8.
4) D106 ROL SI
5) D104 LP ROL (SI)
6) 72FC JC LP
7) D50A AAD
The following notes help avoid difficulty (when converting to exh and correspond to the lines above re.) 1 Use "AL." - not "r." Read about Second Byte Table to convert X9.
3) Parentheses indicate mem pint and form is "m.". Form of first operand is "(SI+d)".

"(SI+d)":

4) Use "SI' from reg part of section X.

5) Use "(SI)" from mem part of section X.

6) Read about "Relative Jumps".

7) Special case for disassembly.

Hex and Decimal Conversion

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
Α	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	Α
В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	В
С	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	С
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	D
Е	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	

Memory Locations

00000 - 00003 Type 0 interrupt pointer for divide-error Type 1 interrupt pointer for single-step Type 2 interrupt pointer for Non-Mask-Int 00004 - 00007 00004 - 00007 00008 - 0000B 0000C - 0000F Type 3 interrupt pointer for 1-byte inst 00010 - 00013 Type 4 interrupt pointer for INTO inst Type 5 thru 31 interrupt pointers reserved for Intel products
Type 32 thru 255 available interrupt 00014 - 0007F pointers (or general memory use) 00400 - FFFFF Main memory space CPU jumps to code here upon Reset Reserved for Intel products

ASCII

FFFFO - FFFFB FFFFC - FFFFF

\sim	MSD	0	1	2	3	4	5	6	7
LSI		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	Р	,	р
1	0001	SOH	DC1	!	1	Α	Q	а	q
2	0010	STX	DC2		2	В	R	b	r
3	0011	ETX	DC3	#	3	C	S	С	s
4	0100	EOT	DC4	\$	4	D	Т	d	t
5	0101	ENQ	NAK	%	5	Е	J	е	u
6	0110	ACK	SYN	&	6	F	٧	f	٧
7	0111	BEL	ETB		7	G	W	g	w
8	1000	BS	CAN	(8	Н	Х	h	х
9	1001	HT	EM)	9	I	Υ	i	у
Α	1010	LF	SUB	*	:	J	Z	j	z
В	1011	VT	ESC	+	;	K]	k	{
C	1100	FF	FS	,	<	L	١	1	
D	1101	CR	GS	-	=	M]	m	}
Ε	1110	SO	RS		>	Ν	1	n	~
F	1111	SI	US	/	?	0	-	0	DEL
_									

(2

Unused

8086 40 39 38 VCC AD15 A16/S3 GND 1 2 3 4 5 6 7 8 9 AD14 AD13 AD12 37 A17/S4 AD11 AD10 AD9 AD8 AD7 A18/S5 A19/S6 BHE*/S7 36 35 34 33 32 MN/MX* RD* HOLD (RQ*/GT0*) HLDA (RQ*/GT1*) WR* (LOCK*) AD6 AD5 AD4 31 30 29 10 11 12 13 14 15 16 17 AD3 28 27 M/IO* (S2*) DT/R* (S1*) DEN* (S0*) ALE (QS0) INTA* (QS1) TEST* AD2 AD1 AD0

On 8088 AD8 to AD15 are A8 to A15: pin 28 is IO/M* (S2*); pin 34 is SS0 (HIGH). Max mode is in parenthesis.

READY RESET 22 21

means active low.

NMI INTR 18 CLK

) =	· 'near'	transfe	er indi	rect vi	ia word
	in reg	g or me	m.		
`	16 4		the althora-	-4 - 3 -	aller de Le

(3) = 'far' transfer indirect via double word in mem.

Pinouts