


# Investigation of Turn-on and Turn-off Characteristics of Enhancement-Mode GaN Power Transistors





Mesut Ugur (ugurm@metu.edu.tr)

Ozan Keysan (keysan @metu.edu.tr)

PowerLab Research Group, METU, ANKARA

#### **Abstract**

In this paper, turn-on and turn-off switching behaviour of 650V enhancement-mode GaN power FETs are investigated. An analytical model is developed to analyse the current-voltage characteristics of the device during switching transients both with and without the effects of parasitic components. In addition, the effect of the temperature and circuit parameters on the switching characteristics are investigated.

## **GaN Modeling**





Fig. 1: The hybrid model of e-mode GaN power FET

- Blue branch indicates the device channel
- The parasitic capacitances are highly dependent on the electrical field between drain-source terminals.
- Kelvin Source (SS) pin is used to eliminate Common Source Inductance (CSI) which might cause the device failure.







Fig. 2: Parasitic capacitances vs Drain-Source Voltage plot (a) & Input Capacitance vs Gate-Source Voltage plot (b)

Even though manufacturer provides the Ciss as constant with respect to drain-source voltage, it changes significantly with varying gate-source voltage. Implementing this feature in the model is important to obtain accurate dynamic/switching characteristics.






Fig. 3: Static Results of GS66508B for Forward Conduction (a) & Reverse Conduction (b)

The reverse conduction behaviour is highly dependent on the applied gate voltage. A negative gate bias increases the reverse conduction loss. Therefore, the negative gate bias level and dead-time duration optimization is very critical for especially high frequency switching applications.

- Junction temperature is a key factor which affects the transconductance of the device
- The trans-conductance is nearly halved for every 75°C increase in junction temperature




Fig. 3: Thermal characteristics of GS66508B obtained by the model for forward conduction at 6V gate-source voltage

## **Switching Test Circuit Configurations**

A Double Pulse Test circuit is implemented in MATLAB / Simulink® platform to investigate switching transients.




Fig. 4: Double Pulse Test (DPT)
Circuit Configuration

Table 1: The parameters used for the test circuit in MATLAB / Simulink ®

Input voltage (V <sub>d</sub> )	400 V	Internal gate resistance (R <sub>g</sub> )	1.5 Ω	Gate parasitic inductance (L <sub>g</sub> )	3.0 nH
Output Current (I <sub>LOAD</sub> )	20 A	Drain/source inductances (L <sub>s</sub> )	0.9 nH	Power loop inductance (L <sub>p</sub> )	7.0 nH
Load inductance (L <sub>LOAD</sub> )	35 mH	Turn-on gate resistance (R <sub>G-ON</sub> )	10 Ω	Junction Temperature (T <sub>J</sub> )	125 °C
Applied gate voltage (V <sub>gs</sub> )	-3V/+6V	Turn-off gate resistance (R <sub>G-OFF</sub> )	1 Ω	Dead-time (t <sub>dead</sub> )	20 ns

For better understanding of the switching behavior of e-mode GaNs, the turn-on and turn-off behavior of the selected device is investigated with a DPT circuit step-by-step using three models:

## ❖ Model 1: The simplest model with constant capacitances and without parasitic inductances






Fig. 5: Switching characteristics in time domain obtained using Model 1

- No oscillations since the inductances are not included in the model
- Drain current and channel current are different due to the charging
   & discharging of switches' output capacitances
- The main characteristics can be observed in Model 1 easily

# ❖ Model 2: The model with variable capacitances but without parasitic inductances





## - Part II -




Fig. 6: Switching characteristics in time domain obtained using Model 2

- Amplitude of the overshoot in currents increased because for lower voltages now the Coss is greater than the Coss in Model 1, so the charging and discharging currents are required to be higher
- The transients are more smooth which is more realistic

## \* Model 3: The most comprehensive model with variable capacitances and with parasitic inductances




Fig. 7: Switching characteristics in time domain obtained using Model 3

- The parasitic inductances are added to the model, which are caused by packaging, busbar, conducting parts on the DC side and Capacitor ESLs
- A large dip is observed during bottom switch turn-off transient due to the loop inductance.
- The damping duration is dependent on the  $C_{OSS}$ , loop inductance and drain/source parasitic inductances and trans-conductance [8]




Fig. 8: Switching characteristics as state trajectories (obtained using all the models)

- The miller plateu where the current stays constant and voltage drops ideally can be seen in Fig. 8(d) easily.
- The third quadrant behavior of the GaN FETs are unique because the channel is able to conduct in reverse direction with any gatesource bias level. Therefore, the channel can conduct reversely without a positive gate bias and similarly channel might not stop conduction even a negative gate bias is applied.
- To make it more clear, active and passive turn-on/off concepts are proposed. An active turn-on/off means the channel starts or stops conduction whatever gate bias level is applied and a passive turnon/off means the gate bias is changed but the channel continues its conducting or nonconducting state.




Fig. 9: Switching characteristics as state trajectories for different temperatures (Model 3)

- Overshoot amplitude and voltage dip is decreased with temperature as seen in (d) due to lower transition speed
- The trans-conductance decreases with temperature; thus, for the same amount of current the drain-source voltage level increases




Fig. 10: Switching characteristics as state trajectories for different load currents (Model 3)

- The gate-voltage level changes dramatically with current level as seen in (a)
- As shown in (d), the voltage dip level is the same for all current levels because the transition speed is the same for all conditions

#### Effect of turn-on and turn-off resistances




Fig. 11: Switching characteristics for different turn-on and turn-off resistances (Model 3)

### Conclusion

In this study, a GaN device is modeled. The simulation results are presented as state-trajectories on the steady state  $I_{ds} - V_{ds}$  graph to discuss characteristics better. In order to express the unique conduction characteristics of GaN better, active/passive turn-on/off, are explained. Furthermore, it is shown that increasing operation temperature reduces trans-conductance significantly. Additionally, it is shown that the transient gate-source voltage is affected by the current whereas the switching speed is not changed as expected.

#### References

- Jones, E. A., Wang, F. F., & Costinett, D. (2016). Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges. IEEE Journal of Emerging and Selected Topics in Power Electronics, 4(3), 707–719.
- https://doi.org/10.1109/JESTPE.2016.2582685 Jones, E. A., Wang, F., & Ozpineci, B. (2014). Application-based review of GaN HFETs. 2nd IEEE Workshop on Wide Bandgap
- Power Devices and Applications, WiPDA 2014, 24–29. https://doi.org/10.1109/WiPDA.2014.6964617 Xie, R., Wang, H., Tang, G., Yang, X., & Chen, K. J. (2017). An Analytical Model for False Turn-On Evaluation of High-Voltage Enhancement-Mode GaN Transistor in Bridge-Leg Configuration. IEEE Transactions on Power Electronics, 32(8), 6416–6433.
- https://doi.org/10.1109/TPEL.2016.2618349 Jones, E. A., Wang, F., Costinett, D., Zhang, Z., Guo, B., Liu, B., & Ren, R. (2015). Characterization of an enhancement-mode 650-V GaN HFET. 2015 IEEE Energy Conversion Congress and Exposition, ECCE 2015, 400–407. https://doi.org/10.1109/ECCE.2015.7309716 Peng, K., Eskandari, S., & Santi, E. (2016). Characterization and Modeling of a Gallium Nitride Power HEMT. IEEE Transactions on

Wang, K., Yang, X., Wang, L., & Jain, P. (2018). Instability Analysis and Oscillation Suppression of Enhancement-Mode GaN

Industry Applications, 52(6), 4965–4975. https://doi.org/10.1109/TIA.2016.2587766 Wang, K., Yang, X., Li, H., Ma, H., Zeng, X., & Chen, W. (2016). An Analytical Switching Process Model of Low-Voltage eGaN HEMTs for Loss Calculation. IEEE Transactions on Power Electronics, 31(1), 635–647. https://doi.org/10.1109/TPEL.2015.2409977 GaN Systems, "GS66508B Bottom-side cooled 650 V E-mode GaN transistor Preliminary Datasheet," pp. 1–16, 2018.

Devices in Half-Bridge Circuits. IEEE Transactions on Power Electronics, 33(2), 1585–1596. https://doi.org/10.1109/TPEL.2017.2684094