



Fig. 4. Schematic diagram of sampling circuit



(a) On-state condition



(b) Off-state condition
Fig. 5. Operating principle of the sampling circuit

