Investigation of Dynamic Performance and Switching Loss Accuracy of Enhancement-Mode GaN Power Transistor Computer Models

Abstract: In this paper, voltage and current transients and resulting switching loss accuracy of three different computer models for 650V enhancement- mode GaN power FETs are investigated. Importance of parasitics on the dynamic performance of GaN transistors are discussed and their effects on turn-on & turn-off switching losses and transients are showed.


I. Introduction

In each day, technology is developed more and new products begin to take older product's place rapidly. This development is also seen in semiconductor market where the new wide band-gap semiconductors such as Silicon Carbide (SiC) and Gallium Nitride (GaN) semiconductors are spreading. Even though, the GaN devices in the market are limited in the meaning of current (<60A) and voltage (<650V) ratings, they are very attractive with their fast switching capability, low on-state resistance (R_{ds-on}), high breakdown barrier and high electron mobility. Since GaN devices can be produced with smaller sizes, their parasitic components are much smaller than Si based semiconductors that enables faster switching speeds [1].

Although the faster switching speed makes switching losses lower, it also requires special attention to model dynamic behavior of the devices. Firstly, due to the fast switching capability, the GaN device has the risk of false turn-on; therefore, a negative gate-source voltage has to be applied [2]. Behind this, the computer models has to be created considering fast switching characteristic and there are several proposed model focusing on the static and dynamic behaviors, separately [3], [4]. Moreover, the manufacturers also provide different models, which includes different parasitic and temperature-dependent components [5]. Further, the detailed turn-on loss analysis is required to model turn-on loss, which is significantly greater than turn-off loss [6]. However, the single effect of the each parasitic component on the dynamic behavior, which affects switching losses and the turn-off characteristics that is specific to GaN devices is not described in detail. Consequently, in this paper, different models are proposed to investigate the effect of each parasitic components on the dynamic behavior. In addition, the resulting switching loss accuracy of each model is discussed and the turn-off characteristics of GaN is explained.

II. GaN Modelling and Test Circuit

A model for a transistor includes two behavioral aspects that are steady state and dynamic actions. In this study, the steady-state behavior of the GaN power FET is modeled with a voltage-dependent current source, which is the channel of the device, and temperature dependent resistances. The equations for voltage-dependent channel current are provided in (1) and (2). Those equations imply that there is an exponential relation between channel current and gate-source voltage. On the other hand, those equations show that an ohmic region occurs for low drain-source voltages where channel current changes with a constant ratio, $R_{\text{ds-on}}$, as given in Fig. 2(a). The constant channel resistance, $R_{\text{ds-on}}$, is important for conduction loss. Conversely, when the drain-source voltage is high, the GaN power FET operates in saturation region; that is, the channel current is constant. In order to improve the steady-state model so that the dynamic behavior is included, it is required to add parasitic capacitances and inductances also. The resulting model of GaN power FET is shown in Fig. 1(a). Note that, the parasitic capacitances are voltage-dependent and importance of the modeling voltage-dependent capacitances on the switching transients is discussed in Section III. Furthermore, the steady-state characteristic of GaN power FET model at 25 °C is given in Fig. 2. Comparing to manufacturer provided results, it is seen that the steady-state behavior of the model is accurate.






Fig.1 (a) Proposed hybrid model of e-mode GaN power FET

Fig. 1(b) The DPT circuit used for the analysis

$$I_{ds} = K_1 * ln \left[1 + e^{\left(\frac{V_{gs} - V_{th}}{K_2} \right)} \right] * \frac{V_{ds}}{1 + \max(K_4 + K_5 * (V_{gs} + K_6), K_7) * V_{ds}}, K_i \text{ are constant}$$
 (1)

$$I_{ds} = -K_1 * ln \left[1 + e^{\left(\frac{V_{gd} - V_{th}}{K_8} \right)} \right] * \frac{V_{sd}}{1 + \max(K_4 + K_5 * (V_{ad} + K_9), K_7) * V_{sd}}, K_i \text{ are constant}$$
 (2)




Fig.2. Steady-state characteristics of GS66508B obtained by the proposed model and the actual characteristics

Secondly, the voltage-dependent parasitic capacitances are modeled using curve fitting obtained from datasheet, [7], and [2]. The resultant curves are given in Fig. 3 and Fig. 4. The manufacturer provides the curve for parasitic capacitances with respect to the drain-source voltage and it is seen that C_{ISS} is constant. However, the C_{ISS} changes significantly with varying gate-source voltage and the model should be constructed by identifying the gate charge. Therefore, in this paper, in order to model the dynamic behavior accurately, C_{ISS} - V_{GS} curve is obtained from the reference graph given in [2].

Moreover, the resultant MATLAB/Simulink GaN power FET model is used on Double-Pulse-Test (DPT) circuit, Fig. 1(b), to analyze transient performance of GaN power FET. DPT circuit is selected to have the same test circuit with the manufacturer. The nominal values of this test circuit, which are obtained from manufacturer model and test setup, are listed in Table 1.




Fig.3. Variation of the parasitic capacitances with respect to V_{DS}





Fig. 4. Variation of C_{ISS} with respect to V_{GS}

Table 1. The parameters used for the test circuit in MATLAB/Simulink [7], [8]

Input voltage (V _d)	400 V	Gate loop inductance (L _{g-ex})	3.0 nH	Dead-time (t _{dead})	10 ns
Load Inductance (L _{LOAD})	480 μΗ	Internal gate resistance (R _g)	1.5 Ω	Gate parasitic inductance (L _{g-in})	0.65 nH
Applied gate voltage (Vgs)	-3V/+6V	Turn-on gate resistance (R _{G-ON})	10 Ω	Drain parasitic inductance(L _{d-in})	0.062 nH
Power loop inductance(L _p)	3.0 nH	Turn-off gate resistance (R _{G-OFF})	2 Ω	Source parasitic inductance(L _{s-in})	0.45 nH

III. Dynamic Performance and Loss Accuracy of the Models

The loss analysis is conducted on three different model types to see the magnitude of the effect of the parasitics on the results. In the first model, the parasitic capacitances are kept constant at datasheet nominal values and the internal parasitic inductances of the GaN power FETs are excluded from model. In the second model, the parasitic capacitances are variable but the inductances are excluded again. In the third model, the parasitic capacitances are variable and the internal parasitic inductances are included. Note that, the steady-state characteristics of both models are the same and gives accurate results as expected.



For each model, turn-on and turn-off losses of the Control Switch are obtained from simulation results for different load current ratings and they are given in Fig.6 (a) and Fig.6 (b). Then, the total switching losses of the models are compared with the experimental results, which are provided by manufacturer [8], as shown in Fig.6(c). The comparison tells that the dynamic performance of the Model 1 is not accurate. On the other hand, switching energy losses of the Model 2 and the Model 3 are closer to each other and experimental results. As a result, having the parasitic inductances in model has a minor effect in comparison with the variable parasitic capacitances. Therefore, for a model to have an accurate dynamic characteristic the capacitances should be modeled correctly.



Fig.6 (a) Turn-On Losses

Fig.6 (b) Turn-Off Losses


Fig.6 (c) Total Switching Loss

Moreover, it can be deduced from the Fig. 6(c), the model, which gives the most accurate results, is the Model 3 with all parasitics. Now, to visualize the switching waveforms of Control Switch, the turn-on and turn-off waveforms of the Model 3 are given in Fig.7 (a) and Fig.7 (b) where the load current is 30 Amperes. At the starting moment of the turn-on switching period, a dip is seen on the drain-source voltage waveform. That dip is caused by the power loop inductance; that is, when the loop current changes from zero to load current immediately, there occurs a voltage drop on the loop inductance. In addition, it is seen that, the drain-source current makes an overshoot when the switch turns-on. This happens because the Coss of the Synch. Switch is being discharged and since its gate-source voltage is

set to -3V, its channel cannot conduct the current, which results in an overshoot on the channel current of the Control Switch. The amount of overshoot depends on the input voltage and switching speed.

Further, an interesting switching waveform is observed during the turn-off period of Control Switch; that is, the drain-source current and the drain-source voltage change simultaneously, so it is inaccurate to use commonly preferred switching waveform which says the voltage rises first and then current falls to zero. This phenomenon belongs to only GaN power FETs because they have no body diode and they conduct current reversely using their channel. When the current of the Control Switch starts to fall as seen in the Fig. 7(b), since the load current is continuous, the remaining amount of current has to flow through the Synch. Switch reversely. However, a problem rises here over the reverse conduction of the Synch. Switch, which is that a GaN power FET cannot conduct current reversely through its channel, when the drain-source voltage is positive. As seen on Fig. 7(b), even though the current decreased in the duration t₁-t₂, the drain-source voltage of the Control Switch could not rise up to the input voltage which means the drain-source voltage of the Synch. Switch is still positive but it has to conduct reversely. Therefore, here the parasitic capacitances play a significant role; that is, when the drain-source current of the Control Switch starts decreasing, the reverse current does not flow through the channel of Synch. Switch but it flows through the parasitic capacitances of Synch. Switch so that the parasitic capacitances can be discharged. The discharging maintains until the drain-source voltage of Synch. Switch becomes negative. When the drain-source voltage has a negative value, the channel of the Synch. Switch starts conducting reversely. Because of this phenomenon, the drain-source current and voltages of Control Switch change simultaneously during turn-off period, so the current fall time is definitely equal to the voltage rise time during this period.

The voltage and current changing times are given in Fig. 8 for each model. For the turn-on period, the t_1 - t_3 period is called as current rise time (t_{cr}) and the t_2 - t_4 period is called as voltage fall time (t_{vf}). Similarly, for the turn-off period, the t_1 - t_2 period is called as current fall time (t_{cf}) and voltage rise time (t_{vr}). As explained above, current fall time is strictly equal to voltage rise time.







Fig.7 (a) Turn-On Waveforms

Fig.7 (b) Turn-Off Waveforms

Similar to turn-on and turn-off loss results, for the current and voltage transient durations, the Model 1 behaves divergently as shown in Fig.8 and the results obtained from simulation of the Model 1 are not correct. On the other hand, it is observed there is a similarity between the Model 2 and the Model 3 that verifies the deduction made before; that is, the impact of the modelling of the parasitic capacitances is higher than the impact of including parasitic inductances on the dynamic characteristic of GaN power FET.

As observed in turn-off switching waveforms, again, the trend of the current fall time (or voltage rise time) graph is different. In other words, even though the voltage fall time and current rise time increase with increasing load current, the voltage rise time decreases. Actually, it is a result of same phenomenon.

As explained above, for the Synch. Switch to conduct reversely, the parasitic capacitances should be discharged and these capacitances are discharged with load current, which flows through them in reverse direction. Thus, higher load current means faster discharging, so the voltage rise time decreases with the increasing load current. In addition, as observed in Fig. 6(a) and Fig. 6(b), even though the turn-on loss increases significantly with increasing load current, the turn-off loss does not change much, which is because of the decreasing voltage rise time (or current fall time) with increasing load current. Therefore, it can be deduced that for the same input voltage, the load current does not affect the amount of turn off loss significantly.



IV. Conclusions

In this paper, the dynamic behaviors and loss accuracy of the different models of e-mode GaN power FETs is discussed. Three different model is proposed and for each model, corresponding turn on and turn off loss results are given for different current ratings. The simulation results are compared with the experimental results, which are provided by manufacturer. In addition, the impacts of the parasitics on the dynamic behavior are compared and the significance of voltage-dependent parasitic capacitance modelling is remarked. Moreover, the turn-off characteristics of the GaN power FET is investigated in Section III and it is shown that GaN power FET has a turn-off mechanism which is definitely different from other transistors.

In the final paper, the simulation results will be enriched with the instantaneous power dissipation results and the results will be compared with the experimental results, which will be conducted by the researcher. In experimental results, GS66508B-EVBDB daughter board will be used. It is aimed to express better the effect of the different parameters on dynamic behavior in the finalized paper.

V. References

- [1] Jones, E. A., Wang, F. F., & Costinett, D. (2016). Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 4(3), 707–719. https://doi.org/10.1109/JESTPE.2016.2582685
- [2] Xie, R., Wang, H., Tang, G., Yang, X., & Chen, K. J. (2017). An Analytical Model for False Turn-On Evaluation of High-Voltage Enhancement-Mode GaN Transistor in Bridge-Leg Configuration. *IEEE Transactions on Power Electronics*, 32(8), 6416–6433. https://doi.org/10.1109/TPEL.2016.2618349
- [3] Li, H., Zhao, X., Su, W., Sun, K., You, X., & Zheng, T. Q. (2017). Nonsegmented PSpice Circuit Model of GaN HEMT With Simulation Convergence Consideration. *IEEE Transactions on Industrial Electronics*, 64(11), 8992–9000. https://doi.org/10.1109/TIE.2017.2721885
- [4] Peng, K., Eskandari, S., & Santi, E. (2016). Characterization and Modeling of a Gallium Nitride Power HEMT. IEEE Transactions on Industry Applications, 52(6), 4965–4975. https://doi.org/10.1109/TIA.2016.2587766
- [5] GaN Systems, "Application Note SPICE model for GaN HEMT usage guidelines and example", pp. 1-14, 2016
- [6] Jones, E. A., Wang, F., Costinett, D., Zhang, Z., & Guo, B. (2016). Temperature-dependent turn-on loss analysis for GaN HFETs. Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC, 2016–May, 1010–1017. https://doi.org/10.1109/APEC.2016.7467994
- [7] GaN Systems, "GS66508B Bottom-side cooled 650 V E-mode GaN transistor Preliminary Datasheet", pp. 1-16, 2018
- [8] GaN Systems, "Application Brief GaN Switching Loss Simulation using LTSpice", pp. 1-11,2017