


POWER STAGE AND DC LINK (block 1: Q1–Q4, block 2: Q5–Q8; one cell = HS + LS transistor + UFCS shunt in the LS source; AC of all four cells joined on the PCB)



DC link, B7 capacitors: 63 x 10uF 100V X7S. 24 x 1uF 100V X7S (1 uF 0805: bypass at the HS drains of each cell; 10 uF 1210: bank)




RS1–RS4: PMK UFCS-R001 1 mOhm coaxial shunt, IN = LS source (LSRCx), SHLD = DC−




GATE DRIVER BLOCKS: control header with common-mode chokes, 2EDF7275K input filters, R_ON / D + R_OFF, star, R_G per transistor (block 1 drives Q1–Q4, block 2 drives Q5–Q8)


BLOCK 1




BLOCK 2




GATE SUPPLY ISLANDS: external isolated supply (one HS, one LS, split per block) -> WE-CNSW -> 5.1 V Zener VDD-S, 150 R bias S-VEE: V_GS,on = +5.1 V, V_GS,off = −(V_ISO − 5.1 V)




J3 / L1: HS block 1



J4 / L2: LS block 1




J14 / L6: HS block 2



J15 / L7: LS block 2

U.FL MEASUREMENT PORTS (bottom side, at each cell): V_GS HS / LS (0 R, shield = Kelvin), V_DS LS (953 R series = 20:1 into the 50 R scope input, shield = LS source LSRCx)



MOUNTING: H1–H4 board corners (insulated), H5–H7 heatsink spreader; heatsink HS1 (Fischer LAM 4, 100 mm, rotated 90 deg, tube across the board width) is a board-only item



Nets: DCP = DC+, DCN = DC−, SW = joined switch node of all four cells. KH1/KH2 and KL1/KL2 are the Kelvin source nets (pad 2 of each EPC2361): they meet the power source only inside the package.

LSRC1–LSRC4: LS power source of each cell = UFCS IN; the shunt SHLD side is DC−. The LS gate drive and the LS supply are referenced to the Kelvin net KLx, not to DC−.

Block suffix 1/2 on every driver-side net (GND1, VDDA2, ...). Primary side: GNDIx and +12Vx come from the control header through a common-mode choke per pair (12 V/GND, PWM_H/PWM_L, DIS).

No short-circuit protection on this board. Closed-loop control from a TI TMS320F28379D over the CTRL headers.

generated by scripts/make_kicad_sch_revb.py; netlist identical to the PCB (check_sch_vs_pcb.py)
4 x EPC2361 per switch, 2 x 2EDF7275K, UFCS shunt per cell, external isolated supplies, L/R ports
KTH

Sheet: /	
File: sps-bb-revb.kicad_sch	
Title: SPB leg building block, Rev B	
Size: A1	Date: 2026-10-12
KiCad E.D.A. kicad-cli 7.0.10	**Rev: B**
	Id: 1/1