(a) Rev A model: source vias into L2 at the transistor
ideal geometry (FET pads as blocks), 0.374 nH per cell



(b) Rev B as routed: source → IN pad → blade → vias beyond the SHLD pad
mean 0.81 nH (shunt 120 pH included)



(c) return vias inside the shunt DC− pad (next to the blade)
mean 0.76 nH



(d) notched heatsink: 1.2 mm IN land, blade 1.45 mm from the source, vias in the pad
mean 0.73 nH



(e) no shunt: vias inside the low-side source stripes (L1→L2)
mean 0.49 nH



red: outgoing current (L1, transistors, shunt), blue dashed: return in the L2 DC− plane; vertical scale exaggerated