Building Block Design for Stacked Polyphase Bridge Converters for High Voltage Traction Drives

Abstract—A stacked polyphase bridge (SPB) enables low voltage semiconductors in a high voltage traction drive, but each submodule must carry the full phase current. This paper presents a phase-leg building block designed by jointly selecting the device voltage class, parallel count, gate drive, and layout. A device figure of merit based on on-resistance and output charge favors the 100 V EPC2361 among the surveyed candidates. Loss and voltage-stress calculations select four parallel transistors per switch. Dynamic current-sharing sensitivity motivates symmetric commutation cells and one gate-driver channel per pair of transistors. Routed power and gate networks are extracted in Ansys Q3D and inserted into LTspice double-pulse test (DPT) simulations. The operating and DPT boards have effective cell-loop inductances of 0.41 and 0.65 nH, respectively. Simulation shows that the larger common gate inductance changes the required drive settings even when branch symmetry is maintained. Slower turn-on reduces drain stress, while negative off-state bias suppresses the held-off gate rise on the instrumented board. Experimental DPT results will be included in the full paper.

Index Terms—Gallium nitride, gate drive, parallel transistors, parasitic inductance, stacked polyphase bridge, traction inverter.

I. Introduction

High voltage traction drives combine a large dc-link voltage with demanding current and loss requirements. A two-level inverter places the full dc-link voltage across each semiconductor switch. The stacked polyphase bridge (SPB) instead connects three-phase bridges in series on the dc side, each feeding an isolated winding set of a multiphase machine [1], [2]. The submodule voltage can therefore be selected independently of the total traction voltage. This enables low voltage devices and reduces the voltage step applied to each winding set. The resulting benefit depends on the converter and machine design, including modulation, voltage balancing, and integration [3]–[5].

SPB studies have addressed modulation, dc-link stability, and system-level loss and volume [2]–[5]. Implementing a high-current submodule introduces a coupled hardware problem: reducing the device voltage class increases the submodule count, while the required phase current remains unchanged. Several low voltage transistors must then operate in parallel. Prior gallium nitride (GaN) studies identify commutation inductance, common-source coupling, and unequal gate impedances as limits to usable current capability [6]–[8]. A device-only loss comparison cannot resolve these constraints.

This paper links voltage-class and parallel-count selection to symmetric gate-drive design and parasitic extraction of a phase-leg building block. Switching simulation then quantifies how power- and gate-loop parasitics change the usable voltage margin. An instrumented double-pulse test (DPT) board and an operating board distinguish the parasitics required for measurement from those of the intended converter.

II. Voltage Class and Parallel Count

A. Submodule requirements

Table I defines the design point. For N equally loaded submodules, the submodule voltage $V_m = V_{dc}/N$. With sinusoidal phase current, the total active power is

$$P = \frac{3\,M\,V_{dc}\,I_{ph,rms}\cos\varphi}{2\sqrt{2}} \quad (1)$$

Here, V_{dc} is the total dc-link voltage, M is the modulation index, $I_{ph,rms}$ is the phase rms current, and φ is the displacement angle. Equation (1) makes the central design constraint explicit: increasing N reduces the device blocking voltage but does not reduce the required phase current.

TABLE I
DESIGN POINT AND PRELIMINARY LIMITS

Parameter	Value	Parameter	Value
V_{dc} / P	1200 V / 300 kW	Switching frequency	50 kHz
M / cos φ	1.15 / 0.90	Phase rms / peak current	228 A / 322 A
Candidate N / V_m	16 / 75 V	Drain-voltage target	90 V

B. Device figure of merit

For n devices per switch, conduction loss scales with N $I_{ph,rms}^2$ $R_{DS(on)}$/n, whereas output-charge loss scales with N n f_{sw} $C_{oss,tr}$ V_m^2. The switching frequency is f_{sw}, $R_{DS(on)}$ is the on-resistance, and $C_{oss,tr} = Q_{oss}/V_{test}$ is the charge-equivalent output capacitance obtained from datasheet output charge Q_{oss} at test voltage V_{test}. Defining the device figure of merit (D-FoM) as their product, minimizing this simplified sum over n gives

$$P_{min} \propto V_{dc}\, I_{ph,rms} \sqrt{f_{sw}\, \mathrm{D-FoM}}, \quad \mathrm{D-FoM} = R_{DS(on)}\, C_{oss,tr} \qquad (2)$$

Equation (2) ranks candidate devices without assigning an intrinsic advantage to a voltage class. Fig. 1(a) compares the best surveyed candidate in each class: EPC2361, EPC2215, EPC2050, and IGT65R140D2, respectively. EPC2361 is selected for detailed sizing because it gives the lowest D-FoM and provides a Kelvin source connection [9]. The comparison uses typical on-resistance at room temperature and charge-equivalent capacitance at the respective datasheet test voltages. It is a screening calculation; nonlinear capacitance, junction temperature, and integer parallel counts are evaluated subsequently.




Fig. 1. Device and parallel-count selection. (a) Minimum surveyed D-FoM in each voltage class (V). (b) Total semiconductor and conduction loss per leg at 0.5 nH per cell. (c) Peak drain voltage at 0.5 nH (solid) and 1 nH (dashed); the dotted line denotes the design target. The parallel-count studies use the design point in Table I.

C. Loss and voltage margin

Fig. 1(b) evaluates the tradeoff between conduction loss and the charge switched by additional transistors. Switching energies are obtained from device-level DPT simulations and averaged over the fundamental current waveform. The thermal calculation iterates on-resistance and junction temperature with the assumed cooling path. A 40 °C ambient, 0.65 K/W heatsink, and 7.6 K/W junction-to-heatsink path per device give a junction estimate of 69 °C for four parallel devices. The estimate is conditional on that thermal boundary.

The peak drain-to-source voltage $V_{DS,pk}$ is screened using $V_{DS,pk} \approx V_m + L_{loop}\,|di/dt|$, where L_{loop} and di/dt refer to the inductance and current slew rate of the same cell commutation path. Fig. 1(c) shows that three devices do not provide the required margin, while four satisfy the preliminary target at the lower loop inductance. More devices reduce conduction loss, but the incremental saving becomes small relative to the added gate-drive and layout complexity. Four devices per switch are therefore selected as a practical compromise. The higher-inductance case shows that this choice remains conditional on the routed loop and drive settings.

III. Symmetric Cells and Gate Drive

Dynamic sharing is evaluated using two parallel EPC2361 devices at 75 V and 120 A. Table II summarizes individual perturbations. Gate-loop and common-source mismatch produce the largest switching-energy imbalance. The layout must consequently match the complete gate and return impedances, rather than only the lengths of the power conductors. Kelvin returns prevent the main source-current path from becoming the gate reference.

TABLE II
SENSITIVITY OF SWITCHING-ENERGY SHARING

Perturbation	Energy imbalance	Layout implication
Power-path inductance +0.3 nH	No material change	Repeated commutation cells
Gate loops 2 and 8 nH	19%	Equal gate branches


No Kelvin return and +0.2 nH source mismatch	29%	Individual Kelvin returns

The leg contains four commutation cells, each comprising a high-side and a low-side transistor with local bypass capacitors. Two identical cells form a driver block. One dual-channel 2EDF7275K drives each block: its high-side output serves two parallel high-side transistors, and its low-side output serves the corresponding low-side pair. Two driver integrated circuits therefore serve the complete eight-transistor leg. Each output channel has 4 A source and 8 A sink capability [10]. Dividing the gates into pairs limits the charge seen by one channel and permits a symmetric star connection with individual gate resistors and Kelvin returns.

Strong sink current reduces the impedance through which Miller current raises the held-off gate. It does not compensate for a long shared gate path. Point symmetry about the driver matches the two branches, while the shared path must be kept short. The implemented arrangement is therefore evaluated using both power- and gate-loop extraction. Device-parameter and driver-timing spread are not represented by geometric symmetry and remain outside the nominal sharing result.

IV. Layout and Parasitic Extraction


Fig. 2 gives the design procedure. Device and parallel-count selection establish initial loss and inductance targets. The KiCad layout is then extracted in Ansys Q3D, and the resulting network is evaluated in LTspice. A failed drain-voltage, gate-voltage, or sharing constraint returns the design to the layout or gate-drive stage. This iteration is necessary because minimizing the power loop alone does not determine the switching behavior of a paralleled stage.



One dual-channel driver per two cells; one output channel per two parallel transistors.

Fig. 2. Iterative building-block design. Power- and gate-loop resistance R and inductance L are extracted together with mutual terms. DPT measurements are reserved for experimental correlation in the full paper.

Fig. 3 shows the two board variants and the extraction geometry. Both use four copper layers, closely adjacent power planes, and four repeated cells. Distributed bypass capacitors close the fast commutation paths, while the larger bank supplies switching-frequency charge. The DPT board adds one coaxial shunt per cell. The operating board removes these shunts and provides the intended cooling arrangement.



(a) (b) (c)

Fig. 3. Building-block implementation. (a) DPT board with individual cell-current sensing. (b) Operating board with heatsink. (c) Q3D geometry of the instrumented commutation cells; vertical dimensions are exaggerated for visibility. Board renderings denote designed hardware, not experimental operation.

The cell region is extracted at 100 MHz for the power-loop inductance, and the full board at dc for the resistance matrix. Mutual inductances are retained. Capacitor equivalent series inductance and shunt inductance are added to

the copper network. The effective cell loop is evaluated with all parallel cells commutating. The two boards differ primarily through the measurement path; their cell loops are symmetric at the precision supported by the extraction.

The gate extraction separates the driver-to-star path from the individual gate and Kelvin branches. For simultaneous pair switching, the effective high-side and low-side gate-loop inductances are 20.6 and 12.3 nH. Their shared portions explain why branch matching can coexist with a large total gate inductance. These quantities cannot be replaced by the isolated branch inductance in a switching model.

V. Switching Simulation and Design Iteration

The extracted copper network is combined with eight manufacturer device models, bias-dependent bypass capacitance, component inductances, and source/sink drive networks representing the selected driver output impedances. The operating-board cases retain the preliminary 1.7 nH lumped gate model. The DPT-board cases include the extracted gate network and its component interconnects. All cases use the candidate submodule voltage in Table I; the saved DPT runs reach approximately 316 A at the first turn-off. Thus they evaluate the vicinity of the design peak without claiming an exact peak-current test.

Fig. 4(a) shows the four DPT cell currents during the second turn-on. The nominal symmetric model gives equal switching-energy sharing at the reporting precision. Fig. 4(b) shows the highest stressed high-side transistor in each configuration. The critical drain-voltage event occurs when the opposite switch turns on. Fig. 4(c) compares the held-off gate response. The effective turn-on resistance is denoted $R_{g,on}$; for a DPT pair it includes the shared resistor under simultaneous switching. Turn-on energy E_{on} is integrated over the commutation interval and averaged over the four active devices.




Fig. 4. Extracted-network DPT simulations. (a) DPT cell currents, with cells distinguished by line style. (b) Worst-cell high-side drain voltage: operating board at 2 Ω (black solid) and 3 Ω (teal dashed), DPT board at 3.5 Ω (wine dash-dot) and 2.5 Ω (ochre dotted). (c) High-side gate-to-source voltage of cell 1 for the baseline operating board and adjusted DPT board, with the same case styles. Grey dotted lines mark the drain-voltage target and minimum gate threshold. Time is relative to the second turn-on command.

TABLE III
EXTRACTED-NETWORK SIMULATION RESULTS

Board and gate model	Effective loop (nH)	$R_{g,on}$ (Ω)	Peak V_{DS} (V)	Mean E_{on} (μJ)
Operating, lumped gate	0.41	2.0	91	27.3
Operating, lumped gate	0.41	3.0	86	32.8
DPT, extracted gate	0.65	2.5	105	24.3
DPT, extracted gate	0.65	3.5	93	31.2

Table III quantifies the tradeoff. Increasing turn-on resistance reduces the operating-board drain stress at the cost of higher turn-on energy. The extracted DPT gate network produces a higher peak than the lumped-gate assumption and requires slower turn-on. Its adjusted peak remains below the device blocking rating but exceeds

the design target in Table I. This result identifies remaining margin work rather than establishing compliance of the instrumented board.

With zero off-state bias, the simulated held-off gate can exceed the minimum threshold specified in [9]. The DPT setting uses −1.9 V off-state bias; the gate remains below threshold, while the approximately −3.4 V negative ringing remains within the −4 V limit. Shortening the shared gate path is the direct layout remedy. Additional slowing must be assessed against switching and reverse-conduction losses.

For the selected parallel count, the preliminary fundamental-period loss is dominated by conduction: approximately 12.5 W of an 18 W leg total, compared with approximately 5.0 W switching loss. This explains the preference for low on-resistance and adequate paralleling. These operating losses precede the final gate adjustment; the peak-current energies in Table III are not fundamental-period loss estimates.

VI. DPT Verification in the Full Paper

The DPT board provides individual cell-current sensing and local access to drain and gate voltages. The full paper will include measured turn-on and turn-off waveforms, cell-current sharing, switching energies, drain overshoot, and held-off gate voltage. Measurements will be compared with the extracted model at identical voltage, current, and gate settings. The shunts and probe connections will be retained in the test model because the measurement arrangement changes the commutation loop. Experimental verification will also determine whether the remaining DPT voltage margin requires a further layout or drive revision.

VII. Conclusion

The SPB building block is governed by the coupling between device voltage class, parallel count, and parasitic impedance. A charge-based device figure of merit selects EPC2361 among the surveyed devices, while loss and voltage-stress calculations motivate four transistors per switch. Symmetric cells and one gate-driver channel per transistor pair address the dominant sharing sensitivities. Extraction and switching simulation show that a low and matched commutation loop does not eliminate the influence of shared gate inductance. The operating-board power network meets the nominal drain-voltage target after slower turn-on, whereas the instrumented board still requires additional margin. The resulting DPT platform enables the experimental correlation planned for the full paper.

References

[1] S. Norrga, L. Jin, O. Wallmark, A. Mayer, and K. Ilves, “A novel inverter topology for compact EV and HEV drive systems,” in Proc. IECON, 2013, pp. 6590–6595.

[2] L. Jin, S. Norrga, O. Wallmark, and M. Nikouei Harnefors, “Control and modulation of the stacked polyphase bridges inverter,” in Proc. IEEE ECCE, 2014.

[3] L. Jin, S. Norrga, O. Wallmark, and N. Apostolopoulos, “Modulation and power losses of a stacked polyphase bridge converter,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 5, no. 1, pp. 409–418, Mar. 2017.

[4] M. Nikouie, O. Wallmark, L. Jin, L. Harnefors, and H.-P. Nee, “DC-link stability analysis and controller design for the stacked polyphase bridges converter,” IEEE Trans. Power Electron., vol. 32, no. 2, pp. 1666–1674, Feb. 2017.

[5] G. Rohner, J. Huber, S. Mirić, and J. W. Kolar, “Comparative evaluation of three-phase three-level flying capacitor and stacked polyphase bridge GaN inverter systems for integrated motor drives,” Electronics, vol. 13, no. 7, Art. no. 1259, 2024, doi: 10.3390/electronics13071259.

[6] J. A. Brothers and T. Beechner, “GaN module design recommendations based on the analysis of a commercial 3-phase GaN module,” in Proc. IEEE ECCE, 2019, pp. 4109–4116.

[7] J. Lu and D. Chen, “Paralleling GaN E-HEMTs in 10 kW–100 kW systems,” in Proc. IEEE APEC, 2017, pp. 3049–3056.

[8] M. T. Tran et al., “A high-performance GaN power module with parallel packaging for high-current and low-voltage traction inverter applications,” IEEE J. Emerg. Sel. Topics Power Electron., vol. 13, no. 1, pp. 1188–1209, Feb. 2025.

[9] Efficient Power Conversion, “EPC2361 eGaN FET datasheet,” Feb. 20, 2026. [Online]. Available: https://epc-co.com/epc/Portals/0/epc/documents/datasheets/EPC2361_datasheet.pdf

[10] Infineon Technologies, “2EDF7275K data sheet,” rev. 2.8. [Online]. Available: https://www.infineon.com/part/2EDF7275K