

Extraction refines the gate settings and layout; insufficient margin returns to Vm or n.

The initial parallel count is selected from the single-cell study before detailed layout extraction.