

negative V_{GS}
(of -4 V)

high-side gate bump
(of $V_{th, typ}$)

loss
(of 99.5 % budget)

limit

75 %

25 %

50 %

V_{DS} overshoot
(of 15 V)

DC-link ripple
(of ± 2 %)

max- $R_{DS(on)}$ loss
(of budget)

device RMS current
(of 133 A cont.)

